AIST researchers have confirmed the operation of an ultra-miniaturized transistor with a channel length of 3 nm. The developed transistor was fabricated employing a V-shaped groove created by anisotropic dissolution of silicon crystal in an alkaline solution. By controlling the conditions of dissolution, a groove with a sharp tip measures 3 nm was prepared and the groove tip was used as the channel. Junctions were formed by a new technique whereby impurities are uniformly distributed on the entire silicon crystal. In terms of electrical characteristics, the current-regulating performance was maximized when the thickness of the channel (whose length is 3 nm) was thinned down to 1 nm. The velocity of electrons in the transistor was also investigated; it was verified that scattering effects are repressed inside the 3 nm-long channel, resulting in a quasi-ballistic flow of electrons. This suggests that an electric current can flow without energy loss. Consequently, reduction in power consumption of integrated circuits is expected.
Details of this technology were presented at the 2012 International Electron Devices Meeting (IEDM 2012) held in San Francisco, USA, from December 10 to 12, 2012.
In recent years, the increase in power consumption associated with the spread of mobile information terminals and the progress in IT devices has become a concern. Social demand for reduction of the power consumed by electronic information devices is increasing. Large scale integrated circuits (LSIs), the core of electronic information devices, contain over 100 million transistors that perform high-speed operations. In order to reduce the power consumption of information devices, it is necessary to develop technology that will decrease the energy consumed by these millions of transistors.
R&D has been conducted globally to reduce the energy consumed by transistors from a variety of perspectives such as materials, structure, and operational principles. In structure, an important design strategy is to miniaturize transistors. Today, some LSIs on the market are made up of transistors measuring approximately 20 nm. At an R&D level, the performance verification on transistors measuring smaller than 10 nm is attracting attention.
The developed technology was achieved employing the existing fabrication methods of semiconductors and incorporating a nanometer-scale structure-control technology and a new junction technology. Figure 1 shows the prototype procedures. A transistor was manufactured using an SOI substrate where a silicon single crystal is pasted onto an insulator film. First, an alkaline solution was used to dissolve a limited region of the single crystal to form a V-shaped groove. The dissolving speed varies significantly depending on the silicon crystal surface and, because of this property, only certain crystal surfaces remain, and a V-shaped groove is formed. By controlling the temperature and duration of dissolution, the tip of the groove can be made sharp, with a curvature radius of 3 nm. This part becomes the transistor channel. The channel thickness can be easily controlled by precisely adjusting the depth of the V-shaped groove.
After the V-shaped groove is formed, gate insulator and gate electrode layers are deposited and pattern processing is carried out, creating a gate electrode. Then ions are implanted into what will become the source and the drain parts. Finally, high-temperature annealing was used to promote the diffusion of impurities so that they are distributed uniformly with a high concentration over the entire silicon crystal. In the conventional manufacturing method of transistors, the diffusion of impurities was inhibited to create a concentration gradient so PN junctions would be formed. However, when the transistor is miniaturized to less than 10 nm, the formation of PN junctions is difficult. To address this issue, a new junction technology was adopted whereby the transistor is operated only by the energy barrier created by the electric field of the gate electrode and no PN junction is used. Figure 2 shows an electron microscope image of the cross-sectional structure of the prototype transistor.
Figure 3 shows the electrical characteristics of the transistor with a channel length of 3 nm. By changing the gate voltage, the drain current could be modulated over six orders of magnitude or more. Normal current response as a transistor was also confirmed with respect to changes in the drain voltage.
To improve performance of a transistor, its channel thickness is an important parameter. The effects of the thickness at the channel part of the SOI substrate were systematically investigated, and the results are shown in Fig. 4. The conclusion is that achieving a thickness of 1 nm is essential for higher performance. When transistors are miniaturized to the extreme, the structure must be controlled on the nanometer scale.
Analyzed velocities of the electrons inside the developed transistor are shown in Fig. 5. The electrons flow at a constant velocity from the source terminal to the drain terminal. In a conventional transistor, the electrons entering the source terminal slow down gradually as they are scattered inside the channel. However, in the transistor with a channel length of 3 nm, the electrons reach the drain with very little scattering, thus keeping the velocity constant. No scattering means no energy loss inside the transistor. The reduction in energy consumption is expected if such transistors are used in future LSIs.
Based on the developed transistor, the researchers plan to expand the research on the transistors of new principle capable of reducing power consumption even further.
Provided by Advanced Industrial Science and Technology