Functional ring oscillators based on stacked gate-all-around silicon nanowire transistors

December 5, 2017, IMEC
Functional ring oscillators based on stacked gate-all-around silicon nanowire transistors
Figure: Ring oscillator gate delay versus VDD for stacked silicon nanowire FETs. The gate delay reduces with increasing VDD and with decreasing LG, confirming ring oscillator functionality. Credit: IMEC

At this week's 2017 International Electron Devices Meeting (IEDM), imec, the research and innovation hub in nano-electronics and digital technology, reports on multiple key process optimizations for vertically stacked gate-all-around (GAA) silicon nanowire transistors. The optimized CMOS process flow was then used to integrate, for the first time, the GAA nanowire transistors in a functional ring oscillator. This demonstrator shows the enormous promise this technology holds for realizing the sub-5nm technology nodes.

Gate-all-around (GAA) MOSFETs based on vertically stacked horizontal or nanosheets are promising candidates to succeed FinFETs in sub-5nm technology nodes, thus extending today's CMOS technology beyond its scaling limits. This innnovative transistor architecture offers a more aggressive gate pitch scaling than FinFETs because it achieves a better electrostatic control. Moreover, in very scaled standard cells where only one fin device is allowed, nanosheets provide more current per footprint than fins, and thus can drive higher capacitive loads. Finally, integrating nanosheet devices with variable widths in a single platform enables power/performance optimization with high granularity.

As with every disruptive innovation, this new architecture demands for process optimizations. At IEDM, a team of researchers from imec and Applied Materials demonstrated multiple optimizations for the fabrication of stacked silicon nanowire and nanosheet FETs. The first process optimization is the implementation of a SiN Shallow Trench Isolation (STI) liners which suppresses oxidation-induced fin deformation and improves the shape control of the nanowire or nanosheet. Secondly, SelectraTM etch was used to enable nanowire/nanosheet release and inner spacer cavity formation with high selectivity and without causing silicon reflow. Finally, for the first time, ring oscillator circuits were reported based on stacked silicon nanowire FETs, including dual work function metal gates for threshold voltage control.

At IEDM, imec also presented a study on the reliability of GAA nanowires showing that the degradation mechanisms and their origins are similar as the one in planar devices. The modelling of the degradation including various channel hot-carrier (CHC) modes as well as positive bias temperature instability (PBTI) allows an extrapolation to 10-years lifetime in the full bias space. The obtained safe operation area (SOA) was used to optimize device operation. An extra degradation mechanism that must be taken into account is self-heating, which is very important in such confined structures. Finally, in a study on ESD diodes in sub-7nm GAA nanowire technology nodes, imec proved that the diodes performance is significantly impacted by some of the process options and that optimizations are needed, such as a wrap around contact (WAC) which can increase contact area in a scaled fin pitch and can be combined with GAA.

"GAA nanowire transistors are key in further CMOS scaling," stated Naoto Horiguchi, distinguished member of the technical staff at imec. "Earlier this year, we demonstrated standalone transistors and CMOS integration, now the next step was taken with a full demonstrator, showing the enormous promise this technology holds for realizing the sub-7 nm nodes."

Explore further: World's first vertically stacked gate-all-around Si nanowire CMOS transistors

Related Stories

Imec boosts performance of beyond-silicon devices

December 10, 2015

At this week's IEEE IEDM conference, nano-electronics research center imec demonstrates record enhancement of novel InGaAs Gate-All-Around (GAA) channel devices integrated on 300mm Silicon and explores emerging tunnel devices ...

Successors to FinFET for 7nm and beyond

June 17, 2015

At this week's VLSI 2015 Symposium in Kyoto (Japan), imec reported new results on nanowire FETs and quantum-well FinFETs towards post-FinFET multi-gate device solutions.

IMEC advancing state-of-the-art in FinFETs

June 13, 2007

At this week’s VLSI Symposium, IMEC presents significant progress in the manufacturability, circuit performance and reliability of FinFETs. The results advance FinFET process technology towards being a candidate for the ...

Recommended for you

Security gaps identified in internet protocol IPsec

August 15, 2018

In collaboration with colleagues from Opole University in Poland, researchers at Horst Görtz Institute for IT Security (HGI) at Ruhr-Universität Bochum (RUB) have demonstrated that the internet protocol IPsec is vulnerable ...

Researchers find flaw in WhatsApp

August 8, 2018

Researchers at Israeli cybersecurity firm said Wednesday they had found a flaw in WhatsApp that could allow hackers to modify and send fake messages in the popular social messaging app.

0 comments

Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.