Implant-free quantum-well SiGe pFETs for future high-performance CMOS architectures

Jul 12, 2011

Imec announces that it has successfully fabricated implant-free quantum-well (IF-QW) pFETs with an embedded silicon-germanium (SiGe) source/drain. These devices show an excellent short channel control and a record logic performance. A benchmark against various competing technologies showed competitive results. Finally, the device performance was also demonstrated at low operating voltages. These results prove that this device architecture is a viable option for the 16nm technology node and beyond.

Next-generation multimedia applications will require ICs that are at the same time very powerful and low power. One attractive option is to use high-mobility channels, for example using SiGe () with a high Ge content. However, further scaling of the gate length will require a better electrostatic gate control, and a low variability of the key electrical parameters. and its partners have recently shown that the IF-QW concept with a buried SiGe channel meets these requirements while significantly improving the device performance.

Imec now presents the 2nd generation of SiGe45% IF-QW pFETs, processed on standard 300mm STI wafers. Compared to earlier IF-QW devices, the raised SiGe and Si are recessed and replaced with a thick SiGe25% epi-layer to form the source/drain . Also, imec has developed process modules that minimize local variations and maximize the device performance.

This has resulted in an excellent short channel control, with a drain induced barrier lowering of ~110mV/V at 35nm-LG and a record 1mA/µm-Ion at -1V. For lower operating voltages, an increased performance was demonstrated. The devices were benchmarked at various operating voltages against state-of-the-art technologies such as SOI nFETs or SiGe-FET, showing at least equivalent results. These results show that SiGe IF-QW devices with embedded source drain form a promising architecture for integration on bulk Si, from the 16nm node onwards.

These results were obtained in cooperation with imec’s key partners in its core CMOS programs Globalfoundries, INTEL, Micron, Panasonic, Samsung, TSMC, Elpida, Hynix, Fujitsu and Sony.

Explore further: Using materials other than silicon for next generation electronic devices

add to favorites email to friend print save as pdf

Related Stories

IMEC to create solutions for sub-45nm CMOS scaling

Jun 17, 2005

Together with its CMOS core partners, IMEC will announce several research breakthroughs on new gate-stack technologies and multiple-gate FET (MuGFET) devices at the 2005 Symposium on VLSI Technology. A combination of advances ...

IMEC shows optimizations for next-generation transistors

Jul 14, 2009

IMEC has achieved promising results in the race to scale CMOS to 22nm and below. The breakthroughs from its transistor scaling programs include a successful integration of the laser-anneal technique in a high-K/metal-gate ...

IMEC advancing state-of-the-art in FinFETs

Jun 13, 2007

At this week’s VLSI Symposium, IMEC presents significant progress in the manufacturability, circuit performance and reliability of FinFETs. The results advance FinFET process technology towards being a candidate ...

Recommended for you

Netflix unveils new way to share recommendations

22 minutes ago

Netflix is giving its Internet video subscribers a more discreet way to recommend movies and TV shows to their Facebook friends after realizing most people don't want to share their viewing habits with large audiences.

Future solar panels

32 minutes ago

Conventional photovoltaic technology uses large, heavy, opaque, dark silicon panels, but this could soon change. The IK4-Ikerlan research centre is working with the UPV/EHU-University of the Basque Country ...

User comments : 0