Researchers report breakthrough in narrow pitch interconnects

Jul 13, 2010
Cross sectional TEM analysis of 20nm ½ pitch interconnects after integration into single damascene using a spacer defined double patterning approach.

Imec researchers set major step towards 20nm half pitch interconnects with the realization of electrically functional copper lines embedded into silicon oxide using a spacer-defined double patterning approach.

“We are very proud to be the world’s first in developing and processing such small on-pitch working interconnects;” said Zsolt Tokei, program director interconnects at imec. “Spacer-defined (or self-aligned) double patterning has recently gained interest as the patterning technique for future FLASH memory devices. I’m confident that memory companies will benefit from this state-of-the-art result.”

Scaling of interconnects towards 20nm half pitch faces many challenges. Double patterning is needed since the metal lines cannot be realized in a single print. Therefore, a solution is needed for the actual design split of the structures and the alignment of the different masks. And, filling of (sub-)20nm lines is not possible using standard physical vapor deposition of TaN/Ta-based metallization. Moreover, control of line-edge roughness becomes increasingly difficult with further scaling. And finally, engineering of the patterning stack is required for optimal adhesion.

Imec demonstrated patterning and metallization of 20nm half pitch copper lines in with a TiN metal hard mask. The patterning is based on a sacrificial double hard mask and uses 3 photos (CORE, TRIM and PATCH) and four etch steps. The CORE photo defines dense lines at 40nm half pitch, which after trim, etch and spacer deposition results in 20nm half pitch spacer loops. The TRIM makes large openings to cut the spacer loops away by etch. And PATCH defines the final layout, electrical connections and bond pads. Overlay control is critical in order to end up with the designed test pattern. The dielectric spacing between the metal lines was accurately controlled thanks to the spacer-defined integration method. A Ruthenium-based metallization scheme was used to realize void-less filling.

Dielectric breakdown properties of the were measured and the results are very encouraging as the breakdown field is close to the intrinsic dielectric breakdown properties of the oxide and dielectric cap layers.

These results were obtained in cooperation with imec’s key partners in its core CMOS programs: Intel, Micron, Panasonic, Samsung, TSMC, Sony, Fujitsu, Infineon, Qualcomm, ST Microelectronic, Amkor.

Explore further: A bump circuit with flexible tuning ability that uses 500 times less power

add to favorites email to friend print save as pdf

Related Stories

IMEC reports major progress in EUV

Jul 14, 2008

IMEC reports functional 0.186µm2 32nm SRAM cells made with FinFETs from which the contact layer was successfully printed using ASML’s full field extreme ultraviolet (EUV) Alpha Demo Tool (ADT). Applied ...

Recommended for you

Virtual reality guides those whose memory is failing

8 minutes ago

Experts agree that the ability to navigate a neighborhood or built space is one of the first faculties to suffer at the onset of cognitive decline. They also agree that early intervention is crucial for stemming ...

Why conspiracy theorists won't give up on MH17 and MH370

38 minutes ago

A huge criminal investigation is underway in the Netherlands, following the downing of flight MH17. Ten Dutch prosecutors and 200 policemen are involved in collecting evidence to present at the International Criminal Court in the Hague. The inv ...

Twitter tries to block images of Foley killing

47 minutes ago

Twitter is trying to block the spread of gruesome images of the beheading of journalist James Foley by Islamic State militants, while a movement to deny his killers the publicity they crave is also gaining ...

User comments : 1

Adjust slider to filter visible comments by rank

Display comments: newest first

guiding_light
5 / 5 (3) Jul 14, 2010
Isn't the electron mean free path in copper around 40 nm? So we have electron waveguide effects here?