Toshiba Develops New NAND Flash Technology

Jun 12, 2007
Toshiba Develops New NAND Flash Technology
The structure of the new memory cell.

Toshiba Corporation today announced a new three dimensional memory cell array structure that enhances cell density and data capacity without relying on advances in process technology, and with minimal increase in the chip die size. In the new structure, pillars of stacked memory elements pass vertically through multi-stacked layers of electrode material and utilize shared peripheral circuits. The innovative design is a potential candidate technology for meeting future demand for higher density NAND flash memory.

Typically, advances in memory density reflect advances in process technology. Toshiba’s new approach is based on innovations in the stacking process. Existing memory stacking technologies simply stack two-dimensional memory array on top of another, repeating the same set of processes.

While this achieves increased memory cell density, it makes the manufacturing process longer and more complex. The new array does increase memory cell density, is easier to fabricate, and does not produce much increase in chip area, as peripheral circuits are shared by several silicon pillars.

Toshiba’s cutting edge etching technology drives a through-hole down through a stacked substrate, i.e. a multi-layer sandwich of gate electrodes and insulator films. Pillars of silicon lightly doped with impurities are deposited to fill in the holes. The gate electrode wraps around the silicon pillar at even intervals, and a pre-formed nitride film for data-retention, set in each joint, functions as a NAND cell.

Toshiba's new method has a SONOS structure-- silicon-oxide-nitride-oxide- silicon --and the electrical charge is held in the silicon-nitride film, which is formed inside gate holes. Traps are formed to lock the electrical charge inside the silicon-nitride film.

NAND flash memory functions through batch processing of cells, in large numbers of elements connected in series. Toshiba’s new array increases density without increasing chip dimension, as the number of connected elements increases in direct proportion to stack height. For example, a 32-layer stack realizes 10 times the integration of a standard chip formed with the same generation of technology.

Toshiba will further develop this elemental technology to the level where it matches current structures in terms of security and reliability.

This announcement was presented in the VLSI symposium on June 12.

Source: Toshiba

Explore further: Taking great ideas from the lab to the fab

add to favorites email to friend print save as pdf

Related Stories

London mayor expected to say city will rock 5G by 2020

1 hour ago

London mayor Boris Johnson this week will pledge to bring 5G to London in the next six years, reported The Telegraph on Monday. The pledge is part of a more extensive plan for London's infrastructure between ...

Illuminating the dark side of the genome

3 hours ago

Almost 50 percent of our genome is made up of highly repetitive DNA, which makes it very difficult to be analysed. In fact, repeats are discarded in most genome-wide studies and thus, insights into this part ...

T-Mobile deal helps Rhapsody hit 2M paying subs

3 hours ago

(AP)—Rhapsody International Inc. said Tuesday its partnership with T-Mobile US Inc. has helped boost its number of paying subscribers to more than 2 million, up from 1.7 million in April.

Recommended for you

Scientific Games strikes $3.3B deal to buy Bally

9 minutes ago

Scientific Games plans to pay about $3.3 billion to buy Bally Technologies in a deal that would combine makers of gambling equipment ranging from slot machines to instant-win lottery games.

'Wetting' a battery's appetite for renewable energy storage

10 minutes ago

Sun, wind and other renewable energy sources could make up a larger portion of the electricity America consumes if better batteries could be built to store the intermittent energy for cloudy, windless days. Now a new material ...

Smartphones as a health tool for older adults

15 minutes ago

A team of researchers from the Universitat Politècnica de Catalunya · BarcelonaTech (UPC) and the Universitat Autònoma de Barcelona (UAB) is creating a smartphone app that will help older adults to understand ...

Can you trust that app?

24 minutes ago

You're on your smartphone, browsing through Facebook. In a fit of productivity, you search for, say, a project management app to help you use your non-Instagram and cat video time more effectively. You download ...

New system to optimize public lighting power consumption

35 minutes ago

In order to meet the efficiency requirements of the latest public lighting regulations, researchers from the School of Industrial Engineers of Universidad Politécnica de Madrid (UPM), in collaboration with ...

User comments : 0