Toshiba Develops New NAND Flash Technology

Jun 12, 2007
Toshiba Develops New NAND Flash Technology
The structure of the new memory cell.

Toshiba Corporation today announced a new three dimensional memory cell array structure that enhances cell density and data capacity without relying on advances in process technology, and with minimal increase in the chip die size. In the new structure, pillars of stacked memory elements pass vertically through multi-stacked layers of electrode material and utilize shared peripheral circuits. The innovative design is a potential candidate technology for meeting future demand for higher density NAND flash memory.

Typically, advances in memory density reflect advances in process technology. Toshiba’s new approach is based on innovations in the stacking process. Existing memory stacking technologies simply stack two-dimensional memory array on top of another, repeating the same set of processes.

While this achieves increased memory cell density, it makes the manufacturing process longer and more complex. The new array does increase memory cell density, is easier to fabricate, and does not produce much increase in chip area, as peripheral circuits are shared by several silicon pillars.

Toshiba’s cutting edge etching technology drives a through-hole down through a stacked substrate, i.e. a multi-layer sandwich of gate electrodes and insulator films. Pillars of silicon lightly doped with impurities are deposited to fill in the holes. The gate electrode wraps around the silicon pillar at even intervals, and a pre-formed nitride film for data-retention, set in each joint, functions as a NAND cell.

Toshiba's new method has a SONOS structure-- silicon-oxide-nitride-oxide- silicon --and the electrical charge is held in the silicon-nitride film, which is formed inside gate holes. Traps are formed to lock the electrical charge inside the silicon-nitride film.

NAND flash memory functions through batch processing of cells, in large numbers of elements connected in series. Toshiba’s new array increases density without increasing chip dimension, as the number of connected elements increases in direct proportion to stack height. For example, a 32-layer stack realizes 10 times the integration of a standard chip formed with the same generation of technology.

Toshiba will further develop this elemental technology to the level where it matches current structures in terms of security and reliability.

This announcement was presented in the VLSI symposium on June 12.

Source: Toshiba

Explore further: Research could lead to biodegradable computer chips

Related Stories

Recommended for you

Project Jacquard to weave interactivity into textiles

17 minutes ago

"Wearables" represents a broad-category of how we will interact with the digital world away from our laptop screens. It embraces arm bands, socks, bracelets, rings and watches. Google is now enhancing that ...

Silk Road website mastermind faces lengthy jail term

2 hours ago

The American convicted of masterminding criminal website Silk Road, which sold $200 million worth of drugs to customers all over the world using digital currency Bitcoin, will be jailed Friday.

Microsoft Research project can interpret, caption photos

4 hours ago

If you're surfing the web and you come across a photo of the Mariners' Felix Hernandez on the pitchers' mound at Safeco Field, chances are you'll quickly interpret that you are looking at a picture of a baseball ...

App data vulnerability threatens millions of users

5 hours ago

Researchers of the Technische Universität Darmstadt and Fraunhofer SIT have investigated Cloud databases and established: developers wrongly use authentications for cloud services thereby threatening millions ...

User comments : 0

Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.