Toshiba's new technology cuts phase noise in oscillation ICs for wireless communication

June 16, 2011

Toshiba Corporation today announced that it has developed noise reduction technology that reduces jitter in radio-frequency signals, cutting phase noise by up to 90 percent. This breakthrough opens the way for a further migration to high-speed wireless communication chips for wireless LAN and WiMAX.

Radio frequency phased locked loops (PLL) in LSI chips were typically structured with analog and digital circuits. As achieving ultra-fine is highly challenging, there is now a shift to all digital PLL using time-to-digital converters (TDC). While digitization reduces circuit size it also increases phase noise -- a degrading displacement in the pulse of a radio frequency signal -- due to larger delay in the TDC’s inverter circuits. Cutting phase noise is essential for high speed communication standards, like WiMAX, which require highly accurate signals. There is the concern that current TDC is sensitive to variations in manufacturing processes that impact on their performance. This raises a need for more robust manufacturability.

To reduce susceptibility variations in mass production and suppress phase noise, Toshiba developed a new TDC integrating interpolation circuits that use a low resistance conductor to connect the output of two inverters. A triple interpolation splits the cycle of output signal of frequency synthesizers, and reduces phase noise by 90 percent. This solution successfully achieves a PLL with stable performance, as it utilizes a stable waveform from the PLL itself as a reference time interval for converting time to digital data, not the delay time of the inverters. In a test chip manufactured with 65nm CMOS process, phase noise was reduced to -104dBc/Hz, 90 percent lower than that of the previous all digital PLL that Toshiba announced at ISSCC2011. Chip size was cut to 0.18 mm2, approximately 80 percent smaller than the analog PLL in a mobile transceiver chip that Toshiba announced at ISSCC2010.

 This achievement will be announced on June 16 at the 2011 VLSI Symposium now being held in Kyoto, Japan.

Explore further: NEC Develops 'Low-Power, Low-Noise All-Digital Phase Lock Loop' for Portable Wireless Terminals

Related Stories

Recommended for you

Your (social media) votes matter

January 24, 2017

When Tim Weninger conducted two large-scale experiments on Reddit - otherwise known as "the front page of the internet" - back in 2014, the goal was to better understand the ripple effects of malicious voting behavior and ...

Protective wear inspired by fish scales

January 24, 2017

They started with striped bass. Over a two-year period the researchers went through about 50 bass, puncturing or fracturing hundreds of fish scales under the microscope, to try to understand their properties and mechanics ...

'Droneboarding' takes off in Latvia

January 22, 2017

Skirted on all sides by snow-clad pine forests, Latvia's remote Lake Ninieris would be the perfect picture of winter tranquility—were it not for the huge drone buzzing like a swarm of angry bees as it zooms above the solid ...

Singapore 2G switchoff highlights digital divide

January 22, 2017

When Singapore pulls the plug on its 2G mobile phone network this year, thousands of people could be stuck without a signal—digital have-nots left behind by the relentless march of technology.

Making AI systems that see the world as humans do

January 19, 2017

A Northwestern University team developed a new computational model that performs at human levels on a standard intelligence test. This work is an important step toward making artificial intelligence systems that see and understand ...

0 comments

Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.