New technique to optimize computer speed

June 20, 2008,
Networked computers

Who doesn’t dream of increasingly fast computers that consume less and less energy? To design these computers of the future, it is important to be able to control nanoscale strain in the processors. Until now, this strain remained difficult to observe. Now, thanks to a new electron holography technique invented by researchers at the Centre d’élaboration de matériaux et d’études structurales (CEMES-CNRS), it is possible to map deformation in a crystal lattice with a precision and resolution never previously attained.

This new patented measurement device overcomes nearly all the limitations of current methods. It should enable manufacturers to improve microprocessor production methods and to optimize future computers. This work is published in the June 19, 2008 issue of the journal Nature.

“Strained” silicon is a fundamental component of all recent microprocessors. The reason for its success is that local strain-induced deformation in the crystal lattice improves processor performance. The deformation significantly increases electron mobility, making it possible to boost computer speed and reduce energy consumption. However, since manufacturers could not analyze deformation accurately, they didn’t have complete mastery of chip design. They essentially relied on simulations and monitoring of performance without ever truly knowing the strain state. This problem has now been resolved, thanks to a new strain measurement method developed by a CNRS team in Toulouse.

Based on electron holography, the technique certainly has appeal: it makes it possible to measure deformation (compression, tension, and shear strain) in numerous materials with high precision and spatial resolution. Precision exceeds 0.1%, or 0.5 picometers (2) and spatial resolution is on the nanometer scale. But the real innovation compared to traditional techniques is that it is makes it possible to analyze larger areas (a micrometer rather than the previous 100 nanometers) with a level of precision never reached before.

This measurement technique offers further advantages. It makes it possible to study samples that are ten times thicker than previous samples (300 nm), which guarantees that observations are accurate. The thicker the sample, the less the strain is relaxed, and the closer the measured stain is to that of a real system. In addition, the measurements are taken directly, unlike other techniques that require a certain number of preliminary simulations.

This technique, patented by CNRS in September 2007, will in all likelihood become the leading method for measuring crystal lattice strain at the nanometer scale. It will optimize strain modeling in transistors and enhance their electrical efficiency.

Source: CNRS

Explore further: 3-D printing remakes the strain gauge

Related Stories

3-D printing remakes the strain gauge

January 10, 2018

Rahul Panat and a team of researchers from CMU, WSU, and UT-El Paso have developed a new 3-D printing technique for manufacturing strain gauges that breaks the Poisson Ratio by 40%.

Designing new metal alloys using engineered nanostructures

November 23, 2017

Materials science is a field that Jason Trelewicz has been interested in since he was a young child, when his father—an engineer—would bring him to work. In the materials lab at his father's workplace, Trelewicz would ...

Magnesium alloy as a lighter alternative to aluminum alloy

November 29, 2017

Magnesium alloy can be made stronger and more workable by hot pressing under optimized conditions to produce an ultra-fine crystalline structure, A*STAR researchers have shown. The improved material means magnesium alloy ...

Recommended for you

Cryptocurrency rivals snap at Bitcoin's heels

January 14, 2018

Bitcoin may be the most famous cryptocurrency but, despite a dizzying rise, it's not the most lucrative one and far from alone in a universe that counts 1,400 rivals, and counting.

Top takeaways from Consumers Electronics Show

January 13, 2018

The 2018 Consumer Electronics Show, which concluded Friday in Las Vegas, drew some 4,000 exhibitors from dozens of countries and more than 170,000 attendees, showcased some of the latest from the technology world.

Finnish firm detects new Intel security flaw

January 12, 2018

A new security flaw has been found in Intel hardware which could enable hackers to access corporate laptops remotely, Finnish cybersecurity specialist F-Secure said on Friday.

1 comment

Adjust slider to filter visible comments by rank

Display comments: newest first

Glis
4 / 5 (1) Jun 20, 2008
I thought a UHV AFM would do the trick, without the hassle of preparing TEM samples?

Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.