TSMC Manufactures First Functional 65nm Embedded DRAM Device

Mar 06, 2007

Taiwan Semiconductor Manufacturing Company, Ltd. today announced the foundry industry’s first functional 65nm embedded DRAM customer product. The product contains millions of DRAM bits and was silicon verified first time right.

TSMC’s 65nm embedded DRAM process and IP provide a higher bandwidth, lower power consumption, and a close to 50% smaller cell and macro size than previous high density memory generations.

The 65nm embedded DRAM’s higher bandwidth is ideal for game console, high-end networking, digital consumer, and multimedia processors. It consumes less active and stand-by power than alternative high density memory technology while eliminating the need to power up I/Os.

TSMC 65nm embedded DRAM’s flexibility supports product designs that feature a smaller form factor by enabling both logic and memory functions to be built on a single device thus saving board space and enhancing systems reliability.

TSMC 65nm embedded DRAM uses a low thermal budget module that can be added to the company’s standard CMOS process. It is compatible with all 65nm logic libraries making it an efficient process for IP reuse. The embedded DRAM design features improved retention time and special power saving options for low power applications including sleep mode, partial power cut-off and on-chip temperature compensation.

The 65nm embedded DRAM process is built on up to 10 metal layers using copper low-k interconnect and nickel silicide transistor interconnect. It features a cell size less than a quarter of its SRAM counterpart, and macro densities ranging from 4Mbits to 256Mbits.

Both the 65nm embedded DRAM and IP are supported by TSMC’s Design Support Ecosystem featuring DFM-compliant 65nm products and services; by TSMC’s Reference Flow 7.0 design methodology; and by a variety of process-proven TSMC and third party IP and libraries including SRAM compilers, I/Os and standard cell libraries.

"NVIDIA is pleased to have collaborated with TSMC on their new 65nm embedded DRAM process, which has proven to be an excellent platform for our latest handheld GPU product," said Michael Rayfield, general manager of the handheld division of NVIDIA Corporation. "The efficiencies of the embedded DRAM process allowed us to raise the bar for features found in mainstream cell phones."

Source: TSMC

Explore further: MESA complex starts largest production series in its history

add to favorites email to friend print save as pdf

Related Stories

Recommended for you

DARPA seeks new positioning, navigation, timing solutions

20 hours ago

The Defense Advanced Research Projects Agency (DARPA), writing about GPS, said: "The military relies heavily on the Global Positioning System (GPS) for positioning, navigation, and timing (PNT), but GPS access is easily blocked by methods such as jamming. In addition, many environments in which our mil ...

Future US Navy: Robotic sub-hunters, deepsea pods

Mar 28, 2015

The robotic revolution that transformed warfare in the skies will soon extend to the deep sea, with underwater spy "satellites," drone-launching pods on the ocean floor and unmanned ships hunting submarines.

Festo has BionicANTs communicating by the rules for tasks

Mar 27, 2015

Germany-based automation company Festo, focused on technologies for tasks, turns to nature for inspiration, trying to take the cues from how nature performs tasks so efficiently. "Whether it's energy efficiency, ...

User comments : 0

Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.