Intel Reports Breakthrough in Stacked, Cross Point Phase Change Memory Technology

Oct 29, 2009

Intel Corp. and Numonyx today announced a key breakthrough in the research of phase change memory (PCM), a new non-volatile memory technology that combines many of the benefits of today's various memory types.

For the first time, researchers have demonstrated a 64Mb test chip that enables the ability to stack, or place, multiple layers of PCM arrays within a single die. These findings pave the way for building memory devices with greater capacity, lower and optimal space savings for random access non-volatile memory and storage applications.

The achievements are a result of an ongoing joint research program between Numonyx and that has been focusing on the exploration of multi-layered or stacked PCM cell arrays.

Intel and Numonyx researchers are now able to demonstrate a vertically integrated memory cell - called PCMS (phase change memory and switch). PCMS is comprised of one PCM element layered with a newly used Ovonic Threshold Switch (OTS) in a true cross point array. The ability to layer or stack arrays of PCMS provides the scalability to higher memory densities while maintaining the performance characteristics of PCM, a challenge that is becoming increasingly more difficult to maintain with traditional memory technologies.

"We continue to develop the technology pipeline for memories in order to advance the computing platform," said Al Fazio, Intel Fellow and director, memory technology development. "We are encouraged by this research milestone and see future memory technologies, such as PCMS, as critical for extending the role of memory in computing solutions and in expanding the capabilities for performance and memory scaling."

"The results are extremely promising," said Greg Atwood, senior technology fellow at Numonyx. "The results show the potential for higher density, scalable arrays and NAND-like usage models for PCM products in the future. This is important as traditional flash memory technologies face certain physical limits and reliability issues, yet demand for memory continues to rise in everything from mobile phones to data centers."

Memory cells are built by stacking a storage element and a selector, with several cells creating memory arrays. Intel and Numonyx researchers were able to deploy a thin film, two-terminal OTS as the selector, matching the physical and electrical properties for PCM scaling. With the compatibility of thin-film PCMS, multiple layers of cross point memory arrays are now possible. Once integrated together and embedded in a true cross point array, layered arrays are combined with CMOS circuits for decoding, sensing and logic functions.

More information: More information about the memory cell, cross point array, experiment and results will be published in a joint paper titled "A Stackable Cross Point Phase Change Memory," and will be presented at the 2009 International Electron Devices Meeting in Baltimore, Md., on Dec. 9. The paper is co-authored by Intel and Numonyx technologists and will be presented by DerChang Kau, Intel senior principal engineer.

Source: Intel (news : web)

Explore further: A bump circuit with flexible tuning ability that uses 500 times less power

add to favorites email to friend print save as pdf

Related Stories

New Promising Phase Change Memory Technology

May 23, 2005

IBM, Infineon and Macronix announced today a joint research initiative to explore the potential of a new form of computer memory technology called phase-change memory (PCM). PCM is a novel technology that stores data by ...

Intel First With 65nm NOR Flash Memory Chips

Apr 04, 2006

Intel Corporation is the first to sample NOR multi-level cell flash memory chips at 1-gigabit density using its advanced 65-nanometer (nm) process technology. Intel’s NOR Flash memory chips are used in devices ...

Recommended for you

Facebook awards 'Internet Defense Prize'

2 hours ago

Facebook awarded a $50,000 Internet Defense Prize to a pair of German researchers with a seemingly viable approach to detecting vulnerabilities in Web applications.

HP revenue inches up after years of decline

11 hours ago

Hewlett-Packard on Wednesday reported that its quarterly revenue rose for the first time in three years, nudged by improved computer sales everywhere except Russia and China.

Giant tablets aimed at families

12 hours ago

Costing a little more than an iPad but standing more than twice as tall, a new pair of giant tablets wants families to share cozier group experiences with technology.

Restaurants experimenting with pay-in-advance tickets

14 hours ago

With restaurant patrons increasingly jumping on the Internet to make reservations, some high-end eateries here and across the country are adding a new tech wrinkle: having their clientele pay for their meal in advance using ...

User comments : 4

Adjust slider to filter visible comments by rank

Display comments: newest first

plasma_guy
5 / 5 (4) Oct 29, 2009
"This is important as traditional flash memory technologies face certain physical limits and reliability issues..."

If Intel truly believed it, it would sell its shares in IMFlash and Numonyx. As they haven't and are continuing products, I would not give much weight to this IEDM paper.

I also question going from diode to OTS. PCM is already exotic, adding another exotic element on top doesn't help.

The Numonyx PCM spec is reportedly so-so.
sender
not rated yet Oct 29, 2009
can't wait for integrated memory to be an integral part of the modern CPU
Sonhouse
not rated yet Oct 30, 2009
"This is important as traditional flash memory technologies face certain physical limits and reliability issues..."

If Intel truly believed it, it would sell its shares in IMFlash and Numonyx. As they haven't and are continuing products, I would not give much weight to this IEDM paper.

I also question going from diode to OTS. PCM is already exotic, adding another exotic element on top doesn't help.

The Numonyx PCM spec is reportedly so-so.


I expect the specs to improve with more development. What did you find for the read/write times?
plasma_guy
5 / 5 (3) Oct 30, 2009

I expect the specs to improve with more development. What did you find for the read/write times?


The specs are not public but they use a pulse sequence, much like verification, the time depends on how far the state is from pure 0. I don't think the cell process time is much faster than flash as a result. For random access, it is pretty slow (compared to DRAM for example). For flash-type storage, it is only a little faster, not enough to matter. It probably lasts longer than flash, but the real reason PCM loses right now is its bit capacity is too low compared to flash. Mb not Gb. You don't need to access storage that often, but at least you need a lot of storage space.