Low-power operating system for many: Core LSI for embedded applications

Mar 22, 2013

Toshiba Corporation today announced that it has developed an innovative, low power operating system (OS) for many-core processors, targeting application in embedded systems, including automotive products and digital consumer products. An evaluation of the OS on the company's own many-core processor recorded a 24.6% power reduction against the standard OS when running a super resolution program that scaled 1920×1080 pixel images to 3840×2160 resolutions. Details of the new OS were presented at "Design, Automation & Test in Europe (DATE 2013)" in Grenoble, France on March 20.

Recent multimedia processing, including video encoding and decoding and image recognition, requires high performance processors. Many-core processors, with up to dozens of cores, are finding an important role in running these applications. However, there is a problem: the higher the number of cores, the higher total . Manufactures want low power systems in order to maximize the battery life of mobile devices, and in consideration of the environment.

In current methodology, the OS controls power to the processor based on computation load history. However, this approach is not accurate enough to reduce power consumption and fails to manage abrupt fluctuations in computation load, and so more power than necessary is consumed.

Toshiba's many- OS achieves low power consumption by using information inherent to parallel programs to control power supply. Parallel programs are run by a thread unit, and to run correctly the order for executing the threads must be specified. Toshiba has developed and employed a technique for specifying the "number of dependence" among threads and controlling the execution order. This approach recognizes that the dependency number at any given time closely foreshadows the computation load in the near future, securing a more accurate prediction of power requirements. The new OS controls power supply and achieves a low power system without degradation in performance.

plans to apply the low power OS to embedded systems for such applications as high resolution image processing and image recognition.

Explore further: Renesas announces SRAM using leading-edge 16 nm FinFET for automotive information systems

add to favorites email to friend print save as pdf

Related Stories

Toshiba develops many-core SoC for embedded applications

Jun 15, 2012

Toshiba Corporation today announced the development of an innovative low-power, many-core System-on-a-Chip (SoC) for embedded applications in such areas as automotive products and digital consumer products. ...

Toshiba's low-power SRAM chip aims to cut device drain

Feb 25, 2013

(Phys.org)—Toshiba has announced a low-power embedded SRAM memory chip which may make future mobile devices last longer. Presenting its SRAM developments at the International Solid-State Circuit Conference in San Francisco ...

Recommended for you

The state of shale

19 minutes ago

University of Pittsburgh researchers have shared their findings from three studies related to shale gas in a recent special issue of the journal Energy Technology, edited by Götz Veser, the Nickolas A. DeCecco Professor of Che ...

Coping with floods—of water and data

1 hour ago

Halloween 2013 brought real terror to an Austin, Texas, neighborhood, when a flash flood killed four residents and damaged roughly 1,200 homes. Following torrential rains, Onion Creek swept over its banks and inundated the ...

Fully automated: Thousands of blood samples every hour

1 hour ago

Siemens is supplying automation technology for the longest and one of the most cutting-edge sample processing lines in any clinical laboratory. The line, or automation track, 200 meters long, in Marlborough, ...

User comments : 0

Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.