Team advances GaN-on-Silicon for scalable high electron mobility transistors

January 9, 2017
GaN on 200 mm Si wafer thickness mapping image. Credit: University of Illinois

A team of researchers at the University of Illinois at Urbana-Champaign has advanced gallium nitride (GaN)-on-silicon transistor technology by optimizing the composition of the semiconductor layers that make up the device. Working with industry partners Veeco and IBM, the team created the high electron mobility transistor (HEMT) structure on a 200 mm silicon substrate with a process that will scale to larger industry-standard wafer sizes.

Can Bayram, an assistant professor of electrical and computer engineering (ECE), and his team have created the GaN HEMT structure on a silicon platform because it is compatible with existing CMOS manufacturing processes and is less expensive than other substrate options like sapphire and silicon carbide.

However, silicon does have its challenges. Namely, the lattice constant, or space between silicon atoms, doesn't match up with the atomic structure of the GaN grown on top of it.

"When you grow the GaN on top, there's a lot of strain between the layers, so we grew buffer layers [between the silicon and GaN] to help change the lattice constant into the proper size," explained ECE undergraduate researcher Josh Perozek, lead author of the group's paper, "Investigation of structural, optical, and electrical characteristics of an AlGaN/GaN high transistor structure across a 200mm Si(1 1 1) substrate," in the Journal of Physics D: Applied Physics.

Without these buffer layers, cracks or other defects will form in the GaN material, which would prevent the transistor from operating properly. Specifically, these defects—threading dislocations or holes where atoms should be—ruin the properties of the 2-dimensional electron gas channel in the device. This channel is critical to the HEMTs ability to conduct current and function at high frequencies.

a) Cross sectional structure. b) TEM image of top 80 nm of the HEMT structure. The dark gray layer marks the start of the surface. c) STEM image of top 80 nm. The surface starts beneath the black layer and the dark band in the image is the AlN spacer. d) EDS Chemical Analysis of top 25 nm. Data before 4 nm are the background values from above the surface. Credit: University of Illinois

"The single most important thing for these GaN [HEMT] devices is to have high 2D electron gas concentration," said Bayram, about the accumulation of electrons in a channel at the interface between the silicon and the various GaN-based layers above it.

"The problem is you have to control the strain balance among all those layers—from substrate all the way up to the channel—so as to maximize the density of the of the conducting electrons in order to get the fastest transistor with the highest possible power density."

After studying three different buffer layer configurations, Bayram's team discovered that thicker buffer layers made of graded AlGaN reduce threading dislocation, and stacking those layers reduces stress. With this type of configuration, the team achieved an electron mobility of 1,800 cm2/V-sec.

"The less strain there is on the GaN layer, the higher the mobility will be, which ultimately corresponds to higher transistor operating frequencies," said Hsuan-Ping Lee, an ECE graduate student researcher leading the scaling of these devices for 5G applications.

According to Bayram, the next step for his team is to fabricate fully functional high-frequency GaN HEMTs on a platform for use in the 5G wireless data networks.

When it's fully deployed, the 5G network will enable faster data rates for the world's 8 billion mobile phones, and will provide better connectivity and performance for Internet of Things (IoT) devices and driverless cars.

Explore further: IMEC demonstrates growth of GaN high-electron mobility transistors on 150 mm silicon

More information: J Perozek et al, Investigation of structural, optical, and electrical characteristics of an AlGaN/GaN high electron mobility transistor structure across a 200 mm Si(1 1 1) substrate, Journal of Physics D: Applied Physics (2017). DOI: 10.1088/1361-6463/aa5208

Related Stories

Semiconductor miniaturisation with 2D nanolattices

February 26, 2015

A European research project has made an important step towards the further miniaturisation of nanoelectronics, using a highly-promising new material called silicene. Its goal: to make devices of the future vastly more powerful ...

Recommended for you

0 comments

Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.