New techniques make carbon-based integrated circuits more practical

An electron microscope image showing carbon nanotube transistors (CNTs) arranged in an integrated logic circuit.

( -- Stanford engineers have built what they believe is a chip with the most advanced computing and storage elements made of carbon nanotubes to date by devising a way to root out the stubborn complication of nanotubes that cause short circuits.

Nanotubes, which resemble microscopic straws of rolled-up chicken wire, are widely viewed as the potential next generation of materials for enabling improved speed and of .

The researchers presented their results today at the International Electron Devices Meeting (IEDM) in Baltimore, along with another advance in using nanotubes to make multilayered, three-dimensional circuits.

"This body of work illustrates that carbon nanotube transistor technology has moved beyond the realm of scientific discovery and into engineering research," said H.-S. Philip Wong, a professor of at Stanford and a co-author of the paper. "We are now able to construct devices and build circuits on a wafer scale as opposed to previous 'one-of-a-kind' type demonstrations. Devices are in a circuit environment that is relevant to both today's and tomorrow's system needs."

The handful of nanotube transistors in the circuits the team fabricated can't compare to the hundreds of millions of transistors on a commercial or memory chip, but their arrangement, the way they were made and their properties are much closer to commercial-grade than any nanotube devices made before, said Subhasish Mitra, an assistant professor of computer science and electrical engineering at Stanford.

The transistors are grouped in the same "cascading" sequences needed to produce computational logic and memory, and the process used to make them is compatible with the industrial VLSI (very large scale integration) manufacturing standard.

"We are very pleased with the rapid progress being made by Professors Wong and Mitra and their research teams in developing these technologies to help overcome barriers to further integration of complex carbon-based electronic circuits, which will lead to more useful products for future generations," said Betsy Weitzman, executive vice president and director of the Semiconductor Research Corporation's Focus Center Research Program, which helped fund the research, along with the National Science Foundation.

The chips employ three advanced techniques invented at Stanford to overcome endemic problems associated with nanotubes. One, invented in 2007, allows transistors to work regardless of whether the component nanotubes lie perfectly straight. Another, invented in 2008, enables VLSI-scale fabrication of nanotube transistors on a chip. The one announced today at the IEDM, is a process for reliably removing nanotubes that always conduct electrical current even when they are not supposed to. Such troublesome "metallic" nanotubes can short-circuit transistors if they aren't removed. The difficulty researchers have faced is finding ways to remove all the troublesome nanotubes, without damaging any other part of a circuit, including the nanotubes that behave properly.

The new technique, which the researchers call VLSI-compatible Metallic Nanotube Removal (VMR), builds upon an idea first proposed by Paul Collins and colleagues at IBM in 2001. That idea was to break up the nanotubes by exposing them to high current. The Stanford team has now made the idea practical on a VLSI scale by creating a grid of electrodes that zap away the unwanted nanotubes. That same electrode grid can then be etched to produce any circuit design, including ones that make use of the Stanford-developed techniques mentioned above.

The lead author on the VMR paper presented at IEDM is electrical engineering Stanford graduate student Nishant Patil. Other authors include electrical engineering graduate students Albert Lin, Jie Zhang and Hai Wei, and undergraduate student Kyle Anderson.

3-D nanotube circuits

Five members of the team (Wei, Patil, Lin, Wong and Mitra) immediately followed up the VMR paper at IEDM with another presentation describing the first multilayer three-dimensionally integrated circuit.

Like multilevel parking garages, three-dimensional circuits allow for packing of more units - in this case, transistors - into a confined area. On chips, the third dimension can also reduce the lengths of some interconnecting wires, reducing energy required for data transmission. While engineers have recently begun making progress in building three-dimensional circuits by stacking and connecting layers made with conventional materials, the Stanford work shows it can be done with nanotubes in a way that is integrated from the start as a 3-D design, yielding a higher density of connections among layers.

Indicating that progress may be possible with nanotubes, the Stanford researchers were able to fashion a prototype three-layer chip with dozens of nanotube transistors that were connected in functioning logic gates by nanotube and metal wiring. What made the feat possible, Mitra said, was the use of a relatively low-temperature process that the researchers developed last year in which nanotubes are transferred from a quartz wafer onto a silicon chip.

A remaining challenge is to increase the number of nanotubes that can be properly patterned on a given area of a chip, to allow for making the millions of transistors that modern designs require. That’s not a hurdle that researchers expect to leave unleapt.

Both projects were supported by the Focus Center Research Program and the National Science Foundation’s Directorate for Computer and Information Science and Engineering (CISE).

"NSF and in particular CISE, is very interested in exploring exciting new avenues of obtaining continued hardware performance improvements beyond the limits of Moore's Law," said Sampath Kannan, a CISE division director at the National Science Foundation.

"The team led by Professors Mitra and Wong, supported by several grants from CISE, is pioneering research along one of these avenues. Their new results on VLSI-scale technique to deal with metallic carbon nanotubes for circuit design and their experimental demonstration of imperfection-immune VLSI-compatible CNT circuits take us closer to making integrated circuits using carbon nanotubes a practical reality."

Provided by Stanford University (news : web)

Explore further: Engineers discover new method to determine surface properties at the nanoscale

add to favorites email to friend print save as pdf

Related Stories

Engineers show nanotube circuits can be made en masse

Jul 04, 2008

Most innovations don't go far unless there is a way to turn them into products that are manufacturable on a mass scale. That's why new research on carbon nanotubes, presented June 19 by a group of Stanford electrical engineers, ...

IBM builds first IC around a single carbon nanotube

Mar 24, 2006

IBM today announced that its researchers have built the first complete electronic integrated circuit around a single “carbon nanotube” molecule, a new material that shows promise for providing enhanced ...

Recommended for you

New 2-D quantum materials for nanoelectronics

Nov 21, 2014

Researchers at MIT say they have carried out a theoretical analysis showing that a family of two-dimensional materials exhibits exotic quantum properties that may enable a new type of nanoscale electronics.

Thin film produces new chemistry in 'nanoreactor'

Nov 19, 2014

Physicists of the University of Groningen and the FOM Foundation, led by professor Beatriz Noheda, have discovered a new manganese compound that is produced by tension in the crystal structure of terbium manganese oxide. ...

User comments : 4

Adjust slider to filter visible comments by rank

Display comments: newest first

5 / 5 (1) Dec 09, 2009
" exploring exciting new avenues of obtaining continued hardware performance improvements beyond the limits of Moore's Law" - The idea with Moore's Law is that you use carbon so it can continue. You don't "get beyond" it.
not rated yet Dec 09, 2009
would make more sense to cut out 3D structures from substrate then form and fuse the substrate leaving many pipe holes and fill the holes with a highly conductive fluid or polymer capping the ends, leaving a highly dynamic and 3D forming process for chipsets
not rated yet Dec 10, 2009
By using 3d circuit you do get beyond Moore's Law, because if you develop a smaller manufacturing process for transistor on a 3d structure, the increase in processing power would be higher then with 2d circuit. On the other hand, there is not that much increases left until we hit atom level.
not rated yet Dec 10, 2009
I'd agree that 3D is the key to extending Moore's Law to 2050 or beyond. But there are a lot of ways to get to 3D that don't involve carbon, so carbon "is not necessary" for three-dimensional IC's. Take a look at through-silicon vias, which are a much more pedestrian technology by comparison. TSVs allow layers of circuitry to be bonded together very efficiently, and at 10^6 vias/cm^2, you can get a lot of interlayer bandwidth.

Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.