Silterra and IMEC Join for 0.13-micron CMOS Process Technology

Jun 29, 2004

Silterra Malaysia Sdn. Bhd., and IMEC, Europe's leading independent nanoelectronics and nanotechnology research center based in Belgium, today announced that they have signed an agreement for a joint development project (JDP) with the intention of creating a foundry-compatible 0.13-micron CMOS process technology. The process will be based on IMEC’s 0.13-micron platform technology and modified to meet the requirements of wafer foundry customers.

"We are excited about this project because IMEC is well known for its world-class R&D expertise," said Bruce Gray, executive vice president and chief operating officer of Silterra. "We have already completed the groundwork with customers to define their technology requirements and understand their specifications. Together Silterra and IMEC will take the next steps to develop a compatible 0.13-micron technology for the foundry industry."

A team of Silterra and IMEC engineers will fine-tune the base-IMEC process at IMEC's research facility in Leuven to meet the specifications provided by Silterra. The process will have physical design rules and electrical characteristics that match mainstream technologies, enabling customers to seamlessly support their multi-foundry sourcing strategy. The technology will have FSG (fluoro-silicate glass) or low-K inter-metal dielectric options and up to eight layers of copper interconnect.

"The wafer foundry business is an important part of the semiconductor supply chain," stated Prof. Gilbert Declerck, president and CEO of IMEC. "We are very happy to partner with Silterra to develop a technology that will benefit such a wide customer base. Our 0.13-micron platform technology is a great starting point to build on because it is proven and will help shorten development cycle times significantly."

The new process, like Silterra's own foundry compatible 0.18- and 0.22-micron logic technologies, is targeted for a wide range of products for communications, consumer and computational applications. Silterra expects to provide supporting design libraries and IP in Q1 2005, with pilot production starting in Q2 2005.

The original press release can be found here.

Explore further: UPS says 51 retail stores breached by malware

add to favorites email to friend print save as pdf

Related Stories

Silterra demonstrates functional 0.13-micron SRAM

Dec 04, 2004

Working 8-megabit SRAM results from successful JDP with IMEC The Joint Development Project (JDP) between Silterra Malaysia Sdn. Bhd. and IMEC, Europe’s leading independent nanoelectronics research center, has already r ...

Recommended for you

Hacking Gmail with 92 percent success

just added

(Phys.org) —A team of researchers, including an assistant professor at the University of California, Riverside Bourns College of Engineering, have identified a weakness believed to exist in Android, Windows ...

Michigan team finds security flaws in traffic lights

27 minutes ago

What if attackers could manipulate traffic lights so that accidents would happen with mayhem as the result? That is a question many would rather put off for another day but authorities feeling responsible ...

Facebook awards 'Internet Defense Prize'

2 hours ago

Facebook awarded a $50,000 Internet Defense Prize to a pair of German researchers with a seemingly viable approach to detecting vulnerabilities in Web applications.

HP revenue inches up after years of decline

12 hours ago

Hewlett-Packard on Wednesday reported that its quarterly revenue rose for the first time in three years, nudged by improved computer sales everywhere except Russia and China.

User comments : 0