Shanghai Research Center for Integrated Circuit Design and Cadence Introduce New CPU/DSP Core-Based Methodology for SOC

Aug 31, 2004

Cadence Design Systems, Inc. and the Shanghai Research Center For Integrated Circuit Design (ICC), China's first national integrated circuit (IC) design industrialization base founded by China's Ministry of Science and Technology, today announced the availability of the ICC-Cadence CPU/digital signal processing (DSP) system-on-chip (SoC) reference methodology. The reference methodology, which includes the Cadence© Encounter digital implementation platform, Incisive™ functional verification platform and CoWare software tools for electronic system-level design and verification, is the first to offer rapid and predictable implementation of SoC chip designs for the expanding IC industry in China.

"We are pleased to cooperate with Cadence to cultivate the mainstream design industry in China through this SoC reference methodology project," said Ye Wang, vice director of ICC. "This methodology enables a proven design flow for our mutual customers to quickstart, follow-through and complete their SoC chip designs effectively. This methodology reduces the risk of design failures, ensuring predictable performance and reducing the overall development time to silicon. These elements are particularly important for China's local enterprises to grow their SoC chip business when they are young."

Based on the Cadence Encounter™ digital IC design and Incisive functional verification platforms, the reference methodology was built upon CPU and DSP cores from leading processor IP providers. The implementation flow was validated with several leading foundries on their 0.18-micron processes. The tools supported in the reference methodology include NC-Sim, Conformal®-ASIC, Nano Encounter™, CeltIC™, Fire & Ice® QXC, VoltageStorm®, SignalStorm® and CoWare ConvergenSC Advanced System Designer through a Cadence and CoWare strategic partnership.

"The ability to implement SoC design quickly and meet the market timeframe is critical for success in today's China IC markets," said Wayne Tang, president of Cadence China operations. "This reference methodology provides the right mix of technologies to address the needs of China's IC design engineers. The result of our successful collaboration with ICC is to provide a complete, one-stop CPU/-based SoC solution. It also symbolizes the Cadence commitment to the China IC industry."

Explore further: Smart scarf carries multimodal language to convey emotions

add to favorites email to friend print save as pdf

Related Stories

TSMC, ARM see impressive results with FinFET process

Oct 05, 2014

Technology from a Taiwanese semiconductor foundry is to bring considerable benefits in performance and power efficiency to big.LITTLE implementations, in the name of FinFET. Hsinchu, Taiwan-based TSMC announced ...

Recommended for you

Microsoft profit dips as revenue rises

1 hour ago

Microsoft on Monday reported that its quarterly profit dipped as revenue increased with help from sales of Surface tablets, Xbox One consoles and cloud services.

IBM "flatly denies" report of mass layoffs

7 hours ago

Calling it "ridiculous" and "baseless," IBM on Monday dismissed a report that said the technology giant plans to lay off 1 in 4 of its workers, or 100,000 people.

WikiLeaks accuses Google of handing over emails to US

7 hours ago

Whistleblowing site WikiLeaks on Monday accused Google of handing over the emails and electronic data of its senior staff to the US authorities without providing notification until almost three years later.

User comments : 0

Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.