

# Researchers develop high-speed, low-power silicon-germanium chips for cloud computing

July 9 2020




Figure: (left) Three dimensional schematics of the chip-integrated avalanche photodetector with silicon-germanium PIN hetero-junctions. (right) 40 Gbps eye diagram apertures for those photodiodes obtained within the C2N “RF and Optics Experimentations” platform. Credit: C2N

Researchers at the Centre de Nanosciences et de Nanotechnologies, in cooperation with CEA LETI and STMicroelectronics, have demonstrated a power-efficient and high-speed silicon-germanium avalanche photo receiver. The device is fully compatible with accessible semiconductor technology and fiber-optic links operated at telecom waveband standard.

Owing to its low cost, [high yield](#), and dense integration ability, silicon nanophotonics addresses needs of exponentially growing

communications in [data centers](#), high-performance computers, and cloud services. To this end, a great number of nanophotonic functions are now available on a [single chip](#), as they take advantage of silicon-foundry process maturity. Optical photodetectors have been at the forefront of research interest since the early days of integrated nanophotonics. To date, most photodetectors make use of crystalline semiconductors from III-V and group-IV material classes to build optical receivers, as those materials are broadly harnessed by microelectronic industry.

III-V compounds (i.e., indium gallium arsenide [InGaAs] and [indium gallium arsenide](#) phosphide [InGaAsP]) provide the most mature direct bandgap material system with well-mastered photodetector designs and fabrication flows. However, III-V detectors suffer from severe challenges such as overly high voltage supplies, costly manufacturing outside CMOS (complementary metal-oxide-semiconductor) foundries or complex hybrid/heterogeneous integration with other photonic platforms. In contrast, photodetectors made out of silicon and germanium (group-IV materials) are presently a mature alternative leveraging low cost and production versatility with a foundry-compliant monolithic integration on a single chip.

Silicon-germanium-based semiconductor [avalanche](#) photodiodes that transform signals from an optical to an electrical domain for low optical power are more highly sensitive than common metal-semiconductor-metal and PIN diodes. Avalanche photodiodes are the most appealing for advanced power-efficient and high-speed applications as they capitalize on an internal multiplication gain, which enables the generation of multiple photo carriers per one absorbed photon, and thus intrinsically boost the device performance. Nevertheless, silicon-germanium avalanche photodetectors have their own shortcomings. Strong electric fields are required to initiate the carrier's multiplication, which also emits excess noise. Avalanche devices are also challenged by operation under higher voltage supplies and/or they detect only low-to-moderate

bit rates.

In a work published in *Optica*, researchers at the Centre de Nanosciences et de Nanotechnologies—C2N (CNRS/Univ. Paris-Saclay), in collaboration with CEA LETI and STMicroelectronics, have achieved 40 Gbps on-chip signal detection at mainstream telecommunication wavelengths. This was possible thanks to the realization of cost-effective and CMOS-compatible avalanche photodiodes with hetero-structured silicon-germanium junction.

The silicon-germanium avalanche photodetectors were processed in CEA LETI's cleanroom facilities using an open-access photonic platform for monolithic integration and conventional CMOS tools. To fully quantify the opto-electrical performance, fabricated devices were characterized at the C2N thanks to the lab skills in optical high-frequency experiments. The avalanche photodetectors are essentially simple hetero-structured PIN diodes driven with sub-10V bias voltage. The key enabler of their superior opto-electrical performance is the compact PIN diode with sub- $\mu\text{m}$  junction area. The PIN diode benefits from strongly localized impact ionization process taking place at hetero-structured silicon-germanium interfaces.

The miniaturized electrical structure of the photodiode leverages exceptional low-noise properties of silicon and the localized avalanche multiplication helps suppress parasitic excess noise, thanks to a dead-space effect. In turn, this enables realization of an advanced on-chip photonic receiver with simultaneous high-speed, low-noise and energy-friendly operation at commercial telecommunication wavelengths. As a result, credible power sensitivities of -13 dBm and -11 dBm were measured for transmission bit rates 32 Gbps and 40 Gbps, respectively.

These results open up opportunities for chip-scale nanophotonics in modern optoelectronic and communication areas. Thus, the photo

receivers have applications in data transmission systems, including data centers, cloud computing and high-computing servers, or chip-scale interconnects, to name but a few.

**More information:** Daniel Benedikovic et al. 40 Gbps heterostructure germanium avalanche photo receiver on a silicon chip, *Optica* (2020).  
[DOI: 10.1364/OPTICA.393537](https://doi.org/10.1364/OPTICA.393537)

Provided by Centre for Nanoscience and Nanotechnology

Citation: Researchers develop high-speed, low-power silicon-germanium chips for cloud computing (2020, July 9) retrieved 18 April 2024 from <https://phys.org/news/2020-07-high-speed-low-power-silicon-germanium-chips-cloud.html>

This document is subject to copyright. Apart from any fair dealing for the purpose of private study or research, no part may be reproduced without the written permission. The content is provided for information purposes only.