Image: Space chips etched in silicon

December 13, 2018, European Space Agency
Credit: ESA - Agustin Fernandez-Leon

Multiple integrated circuits destined to serve as the brains of Europe's future space missions are etched together onto single pieces of silicon.

These 20-cm diameter wafers each contain 35 replicas of five different space chips, each incorporating as many as 10 million transistors or basic circuit switches.

Laid down within a microchip, these designs endow a with the ability to perform various specialised tasks such as data handling, communications processing or attitude control.

To save money on the high cost of fabrication, various chips designed by different companies and destined for multiple ESA projects are crammed onto the same silicon wafers, etched into place at specialised semiconductor manufacturing plants.

Subjected to various testing procedures the chips on the wafer are chopped up and packaged for use, then mounted on printed circuit boards for connection with other microelectronic components aboard a satellite. Visitors to ESA's ESTEC technical centre can see some of these exhibited along the establishment's main corridor.

Since 2002, ESA's Microelectronics section has maintained a catalogue of '' for chip designs, known as intellectual property cores, available to European industry through ESA licence. For more information, check this recently updated overview of which ESA IP cores are available and how they can be requested and licenced.

Explore further: Image: Integrated circuits on silicon

Related Stories

Three-dimensional opto-electric integration

February 18, 2015

Three-dimensional (3D) integration of various materials on top of bulk silicon could be the best answer for cost-effectively marrying optical devices with electronics. A*STAR researchers have used this approach to create ...

Engineers show nanotube circuits can be made en masse

July 4, 2008

Most innovations don't go far unless there is a way to turn them into products that are manufacturable on a mass scale. That's why new research on carbon nanotubes, presented June 19 by a group of Stanford electrical engineers, ...

Low temperature heterogeneous integration without glue

May 24, 2016

Realization of large scale photonic integration for one-chip optical routers is crucial for future optical networks and interconnection for big data transmission and artificial intelligence technology. To meet these technical ...

Recommended for you

NASA's Mars 2020 rover is put to the test

March 20, 2019

In a little more than seven minutes in the early afternoon of Feb. 18, 2021, NASA's Mars 2020 rover will execute about 27,000 actions and calculations as it speeds through the hazardous transition from the edge of space to ...

0 comments

Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.