November 21, 2012 feature
Smallest logic circuit fabricated with single-electron transistors
(Phys.org)—In order to meet the growing demand for small-scale, low-power computing, researchers have been aggressively downscaling silicon-based computing components. These components include transistors and logic circuits, both of which are used to process data in electronic devices by controlling voltage. However, the smallest type of logic circuit, called a half-adder, has not yet been fabricated on as small a scale as it could be.
In a new study, a team of researchers from South Korea, Japan, and the UK has fabricated a half-adder logic circuit using just five transistors Their paper, titled "One electron-based smallest flexible logic cell," is published in a recent issue of Applied Physics Letters.
"We made the first successful implementation of a one-electron-based half-adder (HA) that is the smallest arithmetic block for the single-electron transistor (SET) multi-valued (MV) logic family," Jung-Bum Choi, Professor of Physics and the Director of the Physics Department & Research Institute for Nano Science and Technology at Chungbuk National University in Cheongju, South Korea, told Phys.org. "All logic circuits are just combinations of numerous HAs. The one-electron HA operates at nA-levels with low-power consumption. Moreover, the HA has two additional functionalities: multi-valued and flexible. Therefore, the one-electron HA cell will provide a basis for ultra-high density and low-power ultra-large-scale integration, which is one of the most critical problems facing future small mobile IT systems."
As the smallest arithmetic block of logic circuits, a half-adder adds two single-digit numbers and generates two outputs: sum and carry, where the carry is added to the next digit in multi-digit addition. In a traditional CMOS half-adder, at least 20 field-effect transistors (FETs) are needed for a half-adder. Here, the scientists fabricated a half-adder with just three SETs and two FETs.
In addition, the scientists showed that the half-adder mode could be switched to a subtraction mode simply by changing the control gate on an SET. In subtraction mode, the sum and carry functions became difference and borrow functions.
"The one-electron HA adapts a new SET structure with two symmetrical side-gates, which enables us to use only three SETs and two FETs components," Choi said. "This cell structure has a considerable advantage in the number of components compared with the traditional CMOS counterpart, where at least 20 FETs are needed for an HA. Moreover, the CMOS is binary, that is, operates with 0 or 1. In contrast, the one-electron HA is multi-valued and flexible, resulting in effective integration density. However, the one-electron HA has previously been delayed in its implementation because the three SETs should have identical phases in their Coulomb oscillations, which has been a very difficult problem occurring mainly due to a highly complicated nanofabrication process."
Due to its small size, ultra-low power consumption, and fast operation, the half-adder logic cell could prove useful for next-generation terabit-level nanoelectronics. Choi hopes it will have applications in the memory and CPU in both mobile systems and PCs. Although it currently operates at a low temperature of 10K, the researchers are currently working on ways to implement the logic circuit at room temperature.
"The flexible multi-valued one-electron HA cell, even though it operates at a low temperature of 10K, provides the smallest block for the SET MV logic family," Choi said. "Most recently, we successfully fabricated the room-temperature multiple switching Si-SET. Using these SETs as basic elements, we expect the possible implementation of the single-electron flexible MV half-adder operating at room-temperature, which is now being undertaken."
Copyright 2012 Phys.org
All rights reserved. This material may not be published, broadcast, rewritten or redistributed in whole or part without the express written permission of PhysOrg.com.