

IMEC presents novel non-volatile memory capable of storing 9 bits per cell

May 21 2004



IMEC (Leuven, Belgium) has developed a novel non-volatile memory cell, based on a dual-gate transistor with an oxide-nitride-oxide chargetrapping dielectric underneath the drain-side gate, capable of storing 9 bits per cell. Details of the device are to be presented at the 2004 Symposia on VLSI Technology and Circuits.

Researchers from IMEC have developed a device they call a "ScanROM" that can store 9-bits per memory cell. Multiple bits are stored along the width of the device. By contacting the gates from both sides and applying an appropriate bias difference to each, the individual bits are addressed. Authors say that they experimentally demonstrated reading and writing of 9-bits in a prototype cell.

Up till now, Saifun Semiconductor Ltd. (Netanya, Israel) has demonstrated the ability to store two bits within one cell. This is done by



using two distinct charge areas at each end of a flash memory floating gate. This technology is used in Spansion memory products that are now offered by AMD and Fujitsu.

Saifun said it has been working for several years on the 4-bit-per-cell technology by combining two storage sites with two voltage levels per memory cell.

See more: www.imec.be/ www.amd.com

Citation: IMEC presents novel non-volatile memory capable of storing 9 bits per cell (2004, May 21) retrieved 26 April 2024 from <u>https://phys.org/news/2004-05-imec-non-volatile-memory-capable-bits.html</u>

This document is subject to copyright. Apart from any fair dealing for the purpose of private study or research, no part may be reproduced without the written permission. The content is provided for information purposes only.