SEMATECH Technologists Detail Process Advances to Accelerate 3D Manufacturing Readiness

Apr 21, 2010

With a focus on providing cost-effective and reliable solutions to speed manufacturing readiness of 3D technology options, experts from SEMATECH's 3D interconnect program based at the College of Nanoscale Science and Engineering's (CNSE) Albany NanoTech Complex outlined new developments in wafer bonding, copper removal, and wafer thinning at the 2010 Materials Research Society (MRS) Spring Meeting on April 5-9 in San Francisco, CA.

3D integration offers the promise of higher performance, higher density, higher functionality, smaller form factor, and potential cost reduction. In this emerging field, new and improved technologies and integration schemes will be necessary to realize 3D's potential as a manufacturable and affordable path to sustaining semiconductor productivity growth. At MRS, SEMATECH researchers described several practical 3D integration achievements - applicable across various 3D processes - in areas such as high-aspect ratio TSVs, wafer bonding, and thinning of interconnect test structures.

"Through collaborative research, our goal is to develop and characterize new approaches to implementing 3D," said Sitaram Arkalgud, director of SEMATECH's 3D Interconnect Program. "These practical approaches are critical to the integration, process development, metrology, and tool sets that will make 3D TSVs commercially viable."

"The SEMATECH-CNSE partnership continues to drive leading-edge technologies that will accelerate 3D processes for manufacturing," said Richard Brilla, CNSE Vice President for Strategy, Alliances and Consortia. "This innovative research will enable critical advances to benefit our corporate partners and the global nanoelectronics industry."

In partnership with the UAlbany NanoCollege, specific SEMATECH process advances aimed at improving 3D performance include:

• A practical approach to copper overburden removal by chemical mechanical polishing (CMP), using high removal rate slurry screening and achieving good planarization results, with low polish defects, at a rate suitable for emerging 3D TSV copper applications.

• The process development and associated metrology necessary in thinning bonded 300mm TSV and non-TSV bonded wafers, leaving a defect-free surface which meets the requirements for subsequent processing.

• An array of metrology techniques used in characterizing a manufacturable wafer bond process to deliver a void and dendrite-free bond for handle wafers.

SEMATECH's 3D program was established at CNSE's Albany NanoTech Complex to deliver robust 300 mm equipment and process technology solutions for high-volume through-silicon via (TSV) manufacturing. To accelerate progress, the program's engineers have been working jointly with chipmakers, equipment and materials suppliers, and assembly and packaging service companies from around the world on early development challenges, including cost modeling, technology option narrowing, and technology development and benchmarking.

Explore further: MESA complex starts largest production series in its history

add to favorites email to friend print save as pdf

Related Stories

SEMATECH Achieves Single Digit EUV Mask Blank Defect Goal

Feb 11, 2008

Technologists at SEMATECH have successfully demonstrated world-class results in low defect density for mask blanks used in extreme ultraviolet lithography (EUVL)—pushing the technology another significant step toward readiness ...

Recommended for you

DARPA seeks new positioning, navigation, timing solutions

5 hours ago

The Defense Advanced Research Projects Agency (DARPA), writing about GPS, said: "The military relies heavily on the Global Positioning System (GPS) for positioning, navigation, and timing (PNT), but GPS access is easily blocked by methods such as jamming. In addition, many environments in which our mil ...

Future US Navy: Robotic sub-hunters, deepsea pods

9 hours ago

The robotic revolution that transformed warfare in the skies will soon extend to the deep sea, with underwater spy "satellites," drone-launching pods on the ocean floor and unmanned ships hunting submarines.

Festo has BionicANTs communicating by the rules for tasks

21 hours ago

Germany-based automation company Festo, focused on technologies for tasks, turns to nature for inspiration, trying to take the cues from how nature performs tasks so efficiently. "Whether it's energy efficiency, ...

Intel in talks with Altera on tie-up

21 hours ago

US tech giant Intel is in talks with rival Altera on a tie-up to broaden the chipmaker's product line amid growth in Internet-connected devices, the Wall Street Journal reported Friday.

User comments : 1

Adjust slider to filter visible comments by rank

Display comments: newest first

not rated yet Apr 24, 2010
Its about time that 3D chips will become reality. Many hopefull attempts are made in the past and we become closer and closer to commercial development! Moore's law hase to continue and many benefits are contained in the law!

Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.