Epson Develops Graphics Engine-Equipped Application Processor for Effortlessly Rendering Screens

Jan 28, 2010
Epson Develops Graphics Engine-Equipped Application Processor for Effortlessly Rendering Screens

Seiko Epson Corporation today announced it has developed and begun shipping samples of the S1C33L26, an application processor ideal for product applications requiring high-resolution liquid crystal displays (LCDs), such as control panels for office and factory automation equipment, and high-performance remote controls.

Samples of the new processor in a TQFP24-144 package are priced at ¥2,000 (~$22.2) per unit. Volume production is scheduled to commence in May of this year with a monthly output of 100,000 units. The will be available as a bare chip and in TQFP, QFP and BGA packages.

The S1C33L26 comes equipped with a graphic draw engine (GE) that provides hardware support for functions required to render richly varied displays, including points, lines, triangles, squares, circles, re-sizing and rotation, all operated via simple commands. The S1C33L26 can draw lossless compression image data, which reduces both CPU load and the size of image data ROM.

The inclusion of an LCD and 4-level grayscale QVGA-equivalent VRAM in a single-chip solution means the S1C33L26 supports high resolutions, such as VGA 16M color, when expanded with external VRAM. The S1C33L26 also supports a DMA-capable LCD driver interface thanks to the data transfer efficiency of its LCD module, whose LCD driver contains built-in VRAM. Moreover, the S1C33L26 can further reduce CPU load by utilizing its 32-bit multiplier and 16-bit divider as DSP for audio data playback, such as ADPCM. An I2S interface also makes DAC for audio and other external connections a simple matter.

This product is equipped with a 32-bit RISC CPU core, a graphics engine (GE), a generic DMA controller, a USB-FS device controller, an LCD controller, a PWM control timer/counter, various interfaces (SIO, SPI, UART, I2C, I2S), ADC, RAM, shared VRAM, RTC with separate power supply, a NAND flash interface, and other components.


Explore further: DESY and IBM develop big data architecture for science

More information: global.epson.com/newsroom/2010/pdf/100128_spec.pdf

add to favorites email to friend print save as pdf

Related Stories

Epson Introduces Multilingual Text to Speech Synthesis Chip

Nov 07, 2005

Epson today announced availability of its multilingual text-to-speech (TTS) synthesis chip for embedded applications. The S1V30100 is a highly integrated companion chip that provides a complete decode path from text input ...

Recommended for you

Ahead of Emmys, Netflix already winning online

7 hours ago

Even if it doesn't take home any of the major trophies at Monday's Emmy Awards, Netflix will have already proven itself the top winner in one regard: Internet programming.

US warns shops to watch for customer data hacking

7 hours ago

The US Department of Homeland Security on Friday warned businesses to watch for hackers targeting customer data with malicious computer code like that used against retail giant Target.

Official says hackers hit up to 25,000 US workers

8 hours ago

The internal records of as many as 25,000 Homeland Security Department employees were exposed during a recent computer break-in at a federal contractor that handles security clearances, an agency official said Friday.

Oregon sues Oracle over failed health care website

18 hours ago

Oregon Attorney General Ellen Rosenblum says she's filed a lawsuit against Oracle Corp. and several of its executives over the technology company's role in the state's troubled health insurance exchange.

Google buys product design firm Gecko

18 hours ago

Google on Friday confirmed that it bought Gecko Design to bolster its lab devoted to technology-advancing projects such as self-driving cars and Internet-linked Glass eyewear.

User comments : 0