Imec demonstrates strained germanium finFETs at IEDM 2013

December 11, 2013 by Hanne Degans

At this week's IEEE International Electron Devices Meeting (IEDM 2013), imec reported the first functional strained germanium (Ge) quantum-well channel pMOS FinFETs, fabricated with a Si Fin replacement process on 300mm Si wafers. The device shows a possible evolution of the FinFET/trigate architecture for 7nm and 5nm CMOS technologies.

Since the 90nm technology, embedded SiGe source/drain has been a popular stressor method to produce strained Si that enhances pMOS devices. With diminishing dimensions, the volume to implement stressors in the source and drain has also been severely scaled. Especially, with thin-body devices like FinFETs, the difficulty is even more pronounced. A possible relief would be to implement highly-strained material directly into the channel itself.

Imec's solution, growing compressively strained Ge-channels on relaxed SiGe buffer, has already proven to boost the channel mobility, and is also known for its excellent scalability potential. The use of a fin replacement process to fabricate the strained Ge channel device makes it especially attractive for co-integration with other devices on a common Silicon substrate. The reported strained Ge p-channel FinFETs on SiGe trench buffer achieved peak transconductance (gmSAT )values of 1.3mS/µm at VDS=-0.5V with good short channel control down to 60nm gate length. The transconductance to subthreshold slope ratio of the devices (gmSAT/SSSAT)is high compared to published relaxed Ge FinFET devices.

Future developments will focus on improving the device performance through P-doping in the SiGe, optimizing Si cap passivation thickness on the Ge, and improving the gate wrap of the channel. "Unlike published Ge FinFETs, this work demonstrates a Ge-SiGe heterostructure-based quantum-well device in a FinFET form, which not only provides strain benefits but also enhancesshort-channel control," remarked Nadine Collaert, program manager of the Ge/IIIV device R&D.

"Just recently, we reported the implementation of IIIV material into the device architecture using a fin replacement process," stated Aaron Thean, director of the logic R&D program at imec. "This new achievement, implementing Ge into the through our fin replacement process, is another key ingredient to our menu of process possibilities for monolithic heterogeneous integration to extend CMOS and SOCs."

Explore further: Path towards non-Si devices presented at IEDM 2012

Related Stories

Path towards non-Si devices presented at IEDM 2012

December 12, 2012

At this week's IEEE International Electron Devices Meeting (IEDM 2012), imec addressed key challenges of scaling beyond silicon-channel finFETs. Imec showed that channel mobility can be boosted by growing non-Si channels ...

IMEC advancing state-of-the-art in FinFETs

June 13, 2007

At this week’s VLSI Symposium, IMEC presents significant progress in the manufacturability, circuit performance and reliability of FinFETs. The results advance FinFET process technology towards being a candidate for the ...

Recommended for you

Solar panels repay their energy 'debt': study

December 6, 2016

The climate-friendly electricity generated by solar panels in the past 40 years has all but cancelled out the polluting energy used to produce them, a study said Tuesday.

Wall-jumping robot is most vertically agile ever built

December 6, 2016

Roboticists at UC Berkeley have designed a small robot that can leap into the air and then spring off a wall, or perform multiple vertical jumps in a row, resulting in the highest robotic vertical jumping agility ever recorded. ...

0 comments

Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.