Laser thermal anneal to boost performance of 3-D memory devices

Oct 16, 2013
Laser thermal anneal to boost performance of 3-D memory devices
Dark Field STEM of vertical cells with (a) as deposited polysilicon channel and (b) polysilicon channel after optimum LTA dose. Samples of grains in the channel are highlighted, illustrating the large difference in grain size between the two extreme conditions.

Nanoelectronics research center imec and Excico, a global leader in semiconductor laser annealing, have successfully demonstrated the application of laser thermal anneal (LTA) to boost the current in vertical polysilicon channel devices for 3D memory. Due to the larger grain size of the laser recrystallized polycrystalline channel material, up to 10 times higher read current and 2.5 times steeper sub-threshold slope could be obtained as compared to conventional polysilicon channel. This technique provides a way to higher stacking and therefore higher bit density in 3D memory.

3D vertical poly-Si channel devices are considered prominent alternatives for many technologies and in particular for new generation nonvolatile memory applications. In such solutions, vertical poly-Si channel transistors are used both as memory cells and as string select transistors. Because devices are typically fabricated with a gate-first, channel-last approach, the formation of single-crystal silicon channel is complicated or even prohibitive. As a result, electron conduction is dominated by scattering at and interface defects of the polycrystalline channel material, significantly decreasing the drive current needed for the read operation.

As a result, grain size engineering is required to obtain larger grains and hence less grain boundaries. Imec and Excico researchers have accomplished this by channel formation with amorphous Si deposition followed by pulsed laser annealing (Excico LTA series, wavelength λ=308 nm, pulse duration < 200 ns). LTA dose needs proper adjustment in order to optimally crystallize the channel (too low doses are not effective whereas too high doses compromise device integrity). Grain structure was inferred from TEM analysis, showing increasingly larger grains from as-deposited, to furnace, to laser recrystallized .

In LTA recrystallized polycrystalline channel material, up to 10 times higher read current and 2.5 times steeper sub-threshold slope could be obtained as compared to other polysilicon channel. Larger grains are obtained that result in less grain boundaries which in turn leads to higher effective mobility, less temperature activation of the conduction mechanism.

Laser thermal anneal to boost performance of 3-D memory devices
Typical ID-VG characteristics of vertical polysilicon channel devices. Strong improvement in read current and subthreshold slope can be obtained with optimized LTA recrystallized polycrystalline channel material as compared to conventional polysilicon channels.

Also memory operation was evaluated in cells with ONO (oxide-nitride-oxide) memory stack as well as in macaroni-type cells with a dielectric filler in the center (not shown). Main memory characteristics such as program/erase characteristics, endurance and room temperature retention on fresh and program/erase cycled devices were independent of crystallization thermal treatment, proving that optimized LTA does not impact memory operation. This observation is crucial for the successful fabrication of advanced vertical memory stacks using LTA.

These results were achieved in the framework of imec's Industrial Affiliation Program on Advanced Memory Devices, with imec's memory core partners including Intel, Micron, Samsung, SK Hynix, GLOBALFOUNDRIES, Panasonic, as well as Toshiba and SanDisk.

Explore further: Printing the metals of the future

add to favorites email to friend print save as pdf

Related Stories

Path towards non-Si devices presented at IEDM 2012

Dec 12, 2012

At this week's IEEE International Electron Devices Meeting (IEDM 2012), imec addressed key challenges of scaling beyond silicon-channel finFETs. Imec showed that channel mobility can be boosted by growing ...

Taking transistors into a new dimension

Mar 12, 2013

A new breakthrough could push the limits of the miniaturization of electronic components further than previously thought possible. A team at the Laboratoire d'Analyse et d'Architecture des Systèmes (LAAS) ...

IMEC shows optimizations for next-generation transistors

Jul 14, 2009

IMEC has achieved promising results in the race to scale CMOS to 22nm and below. The breakthroughs from its transistor scaling programs include a successful integration of the laser-anneal technique in a high-K/metal-gate ...

Recommended for you

Chinese smartphone makers win as market swells

7 hours ago

Chinese smartphone makers racked up big gains as the global market for Internet-linked handsets grew to record levels in the second quarter, International Data Corp said Tuesday.

Full appeals court upholds labels on meat packages

7 hours ago

(AP)—A federal appeals court has upheld new government rules that require labels on packaged steaks, ribs and other cuts of meat to say where the animals were born, raised and slaughtered.

User comments : 0