Toshiba manufactures 19nm generation NAND Flash Memory with world's largest density, smallest die size

Feb 23, 2012

Toshiba Corporation today announced breakthroughs in NAND flash that secure major advances in chip density and performance. In the 19 nanometer generation, Toshiba has developed a 3-bit-per-cell 128 gigabit (Gb) chip with the world's smallest die size -- 170mm2 -- and fastest write speed -- 18MB/s of any 3-bit-per-cell device.

The chip entered mass production earlier this month and Toshiba and its technology partner, SanDisk, unveiled its key technology advances at the (ISSCC) in San Francisco, California on Feb 22.

Manufacturers of NAND flash memories must respond to demand for higher densities at competitive costs for such applications as USB memories and . Toshiba has achieved both through the application of its innovative technologies.

The new 3-bit-per-cell 19nm generation device uses the three-step programming algorithm and air-gap technology for transistors, effectively reducing coupling between down to 5%, achieving a write speed performance of 18MB/s. In three-step writing technology, it writes through rough distribution in the second step, and tightens as well-defined distribution at the third.

Toshiba has also optimized the peripheral circuit structure of the chip, securing a 20% reduction in area from current chips, an achievement that significantly contributed to the 170mm2 die size, the smallest yet achieved at this density.

Explore further: Research could lead to biodegradable computer chips

Related Stories

Toshiba launches 19nm process NAND flash memory

Apr 21, 2011

(PhysOrg.com) -- Toshiba Corporation today announced that it has fabricated NAND flash memories with 19nm process technology, the finest level yet achieved. This latest technology advance has already been applied to 2-bit-per-cell ...

Toshiba to launch 32nm process NAND flash memory

Apr 27, 2009

Toshiba Corporation today announced that it will start shipping NAND flash memory products fabricated with 32nm process technology. Samples of the world's first 32nm generation, 32-gigabit (Gb) single chips (4 gigabytes (GB)), ...

SanDisk, Toshiba Develop 32-nanometer NAND Flash Technology

Feb 11, 2009

SanDisk and Toshiba today announced the co-development of multi-level cell (MLC) NAND flash memory using 32-nanometer process technology to produce a 32-gigabit (Gb) 3-bits-per-cell (X3) memory chip. The breakthrough ...

Recommended for you

Robot swarms use collective cognition to perform tasks

42 minutes ago

The COCORO project's robot swarms not only look like schools of fish, they behave like them too. The project developed autonomous robots that interact with each other and exchange information, resulting in ...

Slow start, gradual improvement for US Internet gambling

2 hours ago

Internet gambling is off to a slow start in the United States, with banks hesitant to handle credit card payments for online bets and some politicians and casino moguls pushing to ban it, but there remains potential for great ...

Jawbone files lawsuit against rival Fitbit

2 hours ago

In a clash of rival makers of fitness trackers, Jawbone is suing Fitbit and a group of employees who quit Jawbone to work for Fitbit, saying they stole trade secrets, business plans, market research, and other information.

Samsung details a dual-OS phone-docking hybrid device

10 hours ago

What's this? A dual operating system hybrid device? The U.S. Patent & Trademark Office this month revealed a patent application from Samsung Electronics, titled "Electronic Apparatus, Docking Apparatus, ...

User comments : 0

Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.