National Semiconductor demonstrates 28 gbps data center technology

Feb 01, 2011

National Semiconductor Corp. today announced it has achieved a breakthrough in high-speed signal conditioning by becoming the first company to successfully demonstrate 28 Gbps discrete quad-channel retimer technology with ultra-low power consumption to drive 100 Gbps to 400 Gbps interfaces in next-generation data center systems.

"Rapidly increasing Global IP traffic is fueling the need for higher bandwidth interconnect solutions capable of driving high-speed signals and consuming low power over or ," said Linley Group Senior Analyst Jag Bolaria. "As increase from 10 Gbps to 100 Gbps, signal integrity requirements become more stringent for in chip-to-chip, chip-to-module, and backplane applications. is addressing this need with long reach, low power retimer technology that includes proven signal integrity.”

National will demonstrate this breakthrough 28 Gbps retimer technology in its partner booths at DesignCon 2011 being held Jan. 31 – Feb. 3 at the Santa Clara Convention Center. National’s demonstration, in Molex Booth and Amphenol Booth, will use a real-world backplane and cable setup to highlight the retimer's clean output eye, zero bit errors and superior jitter performance essential to enabling 100 Gbps to 400 Gbps interconnects.

This video is not supported by your browser at this time.
Nate and Jitendra preview National's 25 - 28 Gbps retimer technology.

“Next-generation data center systems require an ecosystem of ASICs, interconnects and interface ICs to support the 100 Gbps data rate,” said Greg Walz, group product manager for the Integrated Products Division at Molex. "National Semiconductor retimer ICs combined with Molex interconnects will enable system vendors to achieve ultra-high performance 100 Gbps pluggable I/O and backplane solutions for Ethernet and InfiniBand applications."

National’s third-generation silicon-germanium (SiGe) BiCMOS process and ground-breaking analog technology enables 28 Gbps data path retimers for chip-to-optics, chip-to-backplane, and chip-to-chip interfaces. The SiGe BiCMOS process produces high bandwidth and low noise transistors that enable low jitter and ultra-low power in high speed analog signal conditioning circuits. These advantages are also built into National’s recently announced family of 10 Gbps repeaters, which includes the quad-channel DS100BR410, dual-channel unidirectional DS100BR210 and single-lane bidirectional DS100BR111.

Explore further: MediaTek SoC to boost 64-bit Android devices

Provided by National Semiconductor

5 /5 (1 vote)
add to favorites email to friend print save as pdf

Related Stories

De-multiplexing to the max: 640 Gbits/second

Feb 02, 2009

Sliced light is how we communicate now. Millions of phone calls and cable television shows per second are dispatched through fibers in the form of digital zeros and ones formed by chopping laser pulses into bits. This slicing ...

Recommended for you

Social Security spent $300M on 'IT boondoggle'

9 hours ago

(AP)—Six years ago the Social Security Administration embarked on an aggressive plan to replace outdated computer systems overwhelmed by a growing flood of disability claims.

Cheaper wireless plans cut into AT&T 2Q profit

9 hours ago

(AP)—AT&T posted lower net income for the latest quarter due to cheaper cellphone plans it introduced as a response to aggressive pricing from smaller competitor T-Mobile US.

Six charged in global e-ticket hacking scheme

10 hours ago

Criminal charges were filed Wednesday against six people in what authorities said was a global cyber-crime ring that created fraudulent e-tickets for major concerts and sporting events.

User comments : 0