Imec reports progress in deep sub-micron scaling for logic and memory

December 6, 2010

At the International Electron Devices Meeting in San Francisco Imec's advanced CMOS research program reports promising advances in scaling logic, DRAM and non-volatile memory.

A new device based on non-silicon channels was realized to scale high-performance logic towards the sub-20nm node. Moreover, developed low-leakage capacitors allowing to be pushed to the 2x nm node. And the switching mechanism of resistive RAM for next-generation flash memories (RRAM) has been unraveled.

Implant-free SiGe channels to scale logic ICs towards the sub-20nm node

Further scaling of CMOS towards the sub-20nm node requires higher mobility channels and novel device structures to boost transistor performance. Imec developed a new implant-free SiGe (silicon germanium) quantum well pFET device featuring a high-mobility SiGe channel with raised SiGe source/drains using bulk-Si substrates. This high-electron mobility transistor with an EOT (effective oxide thickness) of 0.85 achieves a 50% higher saturation drive current compared to Si-controlled pFETs. The device concept is compatible with additional strain boosters paving the way to deep-submicron scaling achieving high performance.

Low-leakage MIM (metal insulator metal) capacitors enabling 2x nm node DRAM

Imec reports as the world first a viable path to scale DRAM to the 2x node by using novel stack engineering. To scale DRAM to the 2x nm node, low leakage at an EOT of 0.4nm and less is required, deposited with highly conformal (ALD) processes for compatibility with large aspect ratio structures. Up to now, this was indicated in red as “manufacturable solutions not known” by the international roadmap for semiconductors (ITRS). Imec today reports record low-leakage MIM capacitors, JG of 10-6 A/cm2 at 0.4nm EOT, enabling to scale DRAM to the 2x nm node. The capacitors were realized using a novel TiN/RuOx/TiOx/STO/TiN stack fabricated in a 300mm line with DRAM compatible processes.

Fundamental understanding of switching mechanism of RRAM

RRAM is a promising alternative concept for future flash memory, indicated on the roadmap to be in production within 3 to 4 years. To realize a RRAM technology ready for mass production, fundamental understanding of the switching mechanism is required. The operation of RRAM relies on the voltage-controlled resistance change of a MIM . Many stacks of combinations of materials need a forming step to create a small conductive filament connecting the electrodes. In the reliability community, this is known as dielectric breakdown. RRAM operation is thus based on the repetitive opening and closing of a dielectric breakdown path. Imec applied its reliability knowledge of logic to RRAM, resulting in fundamental understanding of the switching mechanism of RRAM. By finding synergies between conventional logic ICs and RRAM, imec succeeded in setting out the theory for predicting the maximum applicable Vset and revealed that the reset operation corresponds to a pinch off of the filament at its narrowest point.

These results were obtained in cooperation with Imec’s key partners in its core CMOS programs: Intel, Micron, Panasonic, Samsung, TSMC, Sony, Fujitsu, Infineon, Qualcomm, ST Microelectronic and Amkor.

Explore further: IMEC demonstrates viability of laser anneal for the 32nm node

Related Stories

IMEC demonstrates viability of laser anneal for the 32nm node

December 11, 2006

At today’s IEEE International Electron Devices Meeting, IMEC reports that laser anneal is a promising option for further transistor scaling to the 32nm node. By device demonstration, IMEC shows that laser anneal allows ...

Hynix joins IMEC's (sub-)32nm CMOS research platform

May 24, 2007

Hynix Semiconductor has entered into a strategic partnership with IMEC, Europe’s leading independent nanoelectronics research center, to perform research and development for the (sub)-32nm memory process generations.

IMEC advancing state-of-the-art in FinFETs

June 13, 2007

At this week’s VLSI Symposium, IMEC presents significant progress in the manufacturability, circuit performance and reliability of FinFETs. The results advance FinFET process technology towards being a candidate for the ...

IMEC shows optimizations for next-generation transistors

July 14, 2009

IMEC has achieved promising results in the race to scale CMOS to 22nm and below. The breakthroughs from its transistor scaling programs include a successful integration of the laser-anneal technique in a high-K/metal-gate ...

Recommended for you

Microsoft describes hard-to-mimic authentication gesture

August 1, 2015

Photos. Messages. Bank account codes. And so much more—sit on a person's mobile device, and the question is, how to secure them without having to depend on lengthy password codes of letters and numbers. Vendors promoting ...

Power grid forecasting tool reduces costly errors

July 30, 2015

Accurately forecasting future electricity needs is tricky, with sudden weather changes and other variables impacting projections minute by minute. Errors can have grave repercussions, from blackouts to high market costs. ...

Netherlands bank customers can get vocal on payments

August 1, 2015

Are some people fed up with remembering and using passwords and PINs to make it though the day? Those who have had enough would prefer to do without them. For mobile tasks that involve banking, though, it is obvious that ...

0 comments

Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.