Samsung Announces First 40-nanometer Device 32 Gb NAND Flash with Revolutionary Charge Trap Technology

October 10, 2006
Samsung Announces First 40-nanometer Device 32 Gb NAND Flash with Revolutionary Charge Trap Technology

Samsung Electronics today announced that it has developed the industry's first 40-nanometer memory device. The new 32 Gigabit (Gb) NAND flash device is the first memory to incorporate a Charge Trap Flash (CTF) architecture, a revolutionary new approach to further increase manufacturing efficiency while greatly improving performance.

The new CTF-based NAND flash memory increases the reliability of the memory by sharply reducing inter-cell noise levels. Its surprisingly simple structure also enables higher scalability which will eventually improve manufacturing process technology from 40 nm to 30 and even 20nm.

In each 32Gb device, the control gate in the CTF is only 20 percent as large as a conventional control gate in a typical floating gate structure. With CTF, there is no floating gate. Instead, the data is temporarily placed in a "holding chamber" of the non-conductive layer of the flash memory composed of silicon nitride (SiN). This results in a higher level of reliability and better control of the storage current.

The 32Gb NAND flash memory can be used in memory cards with densities of up to 64-Gigabytes (GBs). One 64GB card can store over 64 hours of DVD resolution movies (40 movies) or 16,000 MP3 music files (1,340 hours).

The CTF design is enabled through the use of a TANOS structure comprised of tantalum (metal), aluminum oxide (high k material), nitride, oxide and silicon. The use of a TANOS structure marks the first application of a metal layer coupled with a high k material to the NAND device.

The TANOS CTF architecture, which serves as the foundation of the 40nm 32Gb CTF NAND flash announced today, was developed after extensive research of the Samsung Semiconductor R&D department. Samsung first revealed the TANOS structure through a paper at the 2003 International Electron Devices Meeting (IEDM).

The new 32Gb CTF memory was announced at the sixth annual Samsung press conference in Seoul.

Introduction of a 40nm manufacturing process for 32Gb NAND flash marks the seventh generation of NAND flash that follows the New Memory Growth Theory of double-density growth every 12 months, which was first presented by Dr. Chang Gyu Hwang, president and CEO of Samsung Electronics’ Semiconductor Business in a keynote address at ISSCC 2002.

Source: Samsung

Explore further: WALDIO mode to improve smartphone life explained at USENIX

Related Stories

WALDIO mode to improve smartphone life explained at USENIX

July 11, 2015

Researchers from South Korea's Hanyang University and the Ulsan National Institute of Science and Technology (UNIST) have got together to resolve the journaling of journal anomaly in the Android IO stack. Translation: They ...

Samsung offers new ePoP memory for smartphones

February 6, 2015

(Phys.org) —High-end smartphones to come, if they could talk, would deliver a message to Samsung, relaying thanks for the memory. Samsung Electronics has announced they are mass-producing an "embedded package on package" ...

Toshiba launches 19nm process NAND flash memory

April 21, 2011

(PhysOrg.com) -- Toshiba Corporation today announced that it has fabricated NAND flash memories with 19nm process technology, the finest level yet achieved. This latest technology advance has already been applied to 2-bit-per-cell ...

Recommended for you

Power grid forecasting tool reduces costly errors

July 30, 2015

Accurately forecasting future electricity needs is tricky, with sudden weather changes and other variables impacting projections minute by minute. Errors can have grave repercussions, from blackouts to high market costs. ...

0 comments

Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.