FlipChip, NEC sign cross-license agreement for advanced wafer level packaging technology

April 21, 2005

FlipChip International and NEC Electronics today announced that the two companies have entered into an extensive patent cross-licensing agreement for advanced wafer level packaging, flip chip bumping, solder bump reinforcement and wafer applied underfill technologies. As part of the agreement, FlipChip International will license its wafer level packaging patents including Ultra CSP, Polymer Collar, and Spheron product types to NEC Electronics. NEC Electronics will license its redistribution wafer level packaging, solder bump reinforcement and wafer applied underfill patents to FlipChip International.

Wafer level packaging, a process whereby semiconductors are packaged on the wafer prior to dicing, offers significant advantages in form factor and weight that enable real chip-scale packaging (CSP). The two companies will apply these advanced packaging technologies to devices such as discrete components, logic, ASICs, microprocessors, flash memory and other next generation devices for applications in the mobile phone, digital still camera, automotive, PDA and other emerging markets.

Commenting on the agreement, Bob Forcier, President and CEO of FlipChip International, said, "We are very pleased to commence a cross licensing agreement with NEC Electronics for next generation flip chip and wafer level packaging, which provide substantial improvements in performance, lower costs and dramatic reductions in size compared to traditional packaging technologies. This agreement has a strong upside for both companies."

"FlipChip International is renowned for its wafer level packaging technologies, and we are confident that this cross-licensing agreement will be beneficial for both companies," said Satoshi Takabayashi, general manager, Packaging Engineering Division, NEC Electronics. "Intellectual property is essential to our business, and this agreement enables both companies to provide our respective customers with advanced wafer level packaging technologies for rapidly growing markets."

Explore further: Samsung Electronics Develops Wafer Level Package for Higher Chip Performance

Related Stories

A bright future for LEDs

December 5, 2014

A single wafer-level LED chip that produces more than 150 Watts of light output has been made in work form China. This level of output from a single chip makes applications for LEDs in high power lighting from stadiums to ...

Recommended for you

The dark side of Nobel prizewinning research

October 4, 2015

Think of the Nobel prizes and you think of groundbreaking research bettering mankind, but the awards have also honoured some quite unhumanitarian inventions such as chemical weapons, DDT and lobotomies.

Internet giants race to faster mobile news apps

October 4, 2015

US tech giants are turning to the news in their competition for mobile users, developing new, faster ways to deliver content, but the benefits for struggling media outlets remain unclear.

Trade in invasive plants is blossoming

October 3, 2015

Every day, hundreds of different plant species—many of them listed as invasive—are traded online worldwide on auction platforms. This exacerbates the problem of uncontrollable biological invasions.

Fusion reactors 'economically viable' say experts

October 2, 2015

Fusion reactors could become an economically viable means of generating electricity within a few decades, and policy makers should start planning to build them as a replacement for conventional nuclear power stations, according ...


Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.