FlipChip, NEC sign cross-license agreement for advanced wafer level packaging technology

April 21, 2005

FlipChip International and NEC Electronics today announced that the two companies have entered into an extensive patent cross-licensing agreement for advanced wafer level packaging, flip chip bumping, solder bump reinforcement and wafer applied underfill technologies. As part of the agreement, FlipChip International will license its wafer level packaging patents including Ultra CSP, Polymer Collar, and Spheron product types to NEC Electronics. NEC Electronics will license its redistribution wafer level packaging, solder bump reinforcement and wafer applied underfill patents to FlipChip International.

Wafer level packaging, a process whereby semiconductors are packaged on the wafer prior to dicing, offers significant advantages in form factor and weight that enable real chip-scale packaging (CSP). The two companies will apply these advanced packaging technologies to devices such as discrete components, logic, ASICs, microprocessors, flash memory and other next generation devices for applications in the mobile phone, digital still camera, automotive, PDA and other emerging markets.

Commenting on the agreement, Bob Forcier, President and CEO of FlipChip International, said, "We are very pleased to commence a cross licensing agreement with NEC Electronics for next generation flip chip and wafer level packaging, which provide substantial improvements in performance, lower costs and dramatic reductions in size compared to traditional packaging technologies. This agreement has a strong upside for both companies."

"FlipChip International is renowned for its wafer level packaging technologies, and we are confident that this cross-licensing agreement will be beneficial for both companies," said Satoshi Takabayashi, general manager, Packaging Engineering Division, NEC Electronics. "Intellectual property is essential to our business, and this agreement enables both companies to provide our respective customers with advanced wafer level packaging technologies for rapidly growing markets."

Explore further: Samsung Electronics Develops Wafer Level Package for Higher Chip Performance

Related Stories

A bright future for LEDs

December 5, 2014

A single wafer-level LED chip that produces more than 150 Watts of light output has been made in work form China. This level of output from a single chip makes applications for LEDs in high power lighting from stadiums to ...

Recommended for you

Magnetism at nanoscale

August 3, 2015

As the demand grows for ever smaller, smarter electronics, so does the demand for understanding materials' behavior at ever smaller scales. Physicists at the U.S. Department of Energy's Ames Laboratory are building a unique ...

How the finch changes its tune

August 3, 2015

Like top musicians, songbirds train from a young age to weed out errors and trim variability from their songs, ultimately becoming consistent and reliable performers. But as with human musicians, even the best are not machines. ...

Study calculates the speed of ice formation

August 3, 2015

Researchers at Princeton University have for the first time directly calculated the rate at which water crystallizes into ice in a realistic computer model of water molecules. The simulations, which were carried out on supercomputers, ...

0 comments

Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.