Toshiba Develops New Technology for Advanced CMOS Fabrication

December 23, 2004

Toshiba Corporation has announced a new method for suppressing thermal instability and current leakage in MOS transistors that support advanced CMOS fabrication at 45-nanometer gate lengths and beyond. The new technology will contribute to the continued application of CMOS technology to future generations of LSI.

The conventional NiSi layer in a shallow junction is thermally unstable; subjecting the layer to heat results in large current leakage. Toshiba has developed a method to suppress this thermal instability that is based on implanting fluorine ion into the surface prior to the formation of the NiSi layer. This solution directly addresses a significant problem in the LSI manufacturing process, and offers a solution for advanced CMOS fabrication with NiSi.

The new method also offers a cost-effective solution, since implantation of fluorine ion can be done with current manufacturing equipment and produces no adverse side effects in the manufacturing process, such as sharp increase of sheet resistance.

As lower power consumption while delivering greater performance is a prerequisite for advanced MOS transistors, especially process technology at 45 nanometer and beyond, Toshiba plans to incorporate the new method into 45-nanometer LSI fabrication process.

Full details of the new technology were presented on December 15 at the IEDM 2004 in San Francisco.

Source: JCN Network

Explore further: Silicon photonics meets the foundry

Related Stories

Silicon photonics meets the foundry

September 9, 2015

Advances in microprocessors have transferred the computation bottleneck away from CPUs to better communications between components. That trend is driving the advance into optical interconnection of components, now moving ...

Highly energy-efficient CMOS logic systems

February 25, 2013

Non-volatile bistable memory circuits being developed by Satoshi Sugahara and his team at Tokyo Tech pave the way for highly energy-efficient CMOS logic systems. The details are described in the February 2013 issue of Tokyo ...

New technology reduces size of spinal stimulator implants

November 20, 2014

Spinal cord stimulator implants could use less power and be made much smaller as work from Taiwan and Israel eliminates off-chip high-voltage devices from the implant's pulse generator. This will reduce implant-related discomfort ...

Recommended for you

Can Paris pledges avert severe climate change?

November 26, 2015

More than 190 countries are meeting in Paris next week to create a durable framework for addressing climate change and to implement a process to reduce greenhouse gases over time. A key part of this agreement would be the ...


Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.