STMicroelectronics Wins the Race to Deliver First 65-nm CMOS Design Platform

December 16, 2004

ST completes design of full-complexity 65-nm System-on-Chip technology demonstrator

Geneva, December 16, 2004 - STMicroelectronics (NYSE:STM) today announced the important milestone of delivering a 65-nm (0.065-micron) CMOS design platform, which allows its designers and customers to start developing next-generation System-on-Chip (SoC) products for low-power, wireless, networking, consumer, and high-speed applications. In addition, ST announced the completion of a design, or tape-out, of a 65-nm complex system-on-chip to fully demonstrate its advanced technology.

ST's full 65-nm library platform includes multiple process options that allow individual cells to be optimized for high performance, low power, or general purpose use. Each option shrinks 90-nm products by half while improving speed up to 30% or reducing leakage by half in operation, thereby reducing power consumption. The platform offers two standard cell libraries, optimized for performance and density, which provide a rich portfolio of more than 1,500 cells; multiple voltage I/O cells; multiple memories; and analog IP (Intellectual Property). The cells support densities of more than 800,000 gates per square millimeter and a core supply of 1.0V or 1.2V, with metal pitches of 0.20-micron and from six to ten metal routing layers.

"Being the first to deliver a 65-nm design platform validates our alliance strategy, in general, and the efforts of the Crolles2 Alliance, in particular," said Didier Chapuis, Group Vice President, Platform Development at STMicroelectronics. "Our customers' applications will exhibit spectacular performance at affordable costs because we've overcome the challenges to delivering the 65-nm design platform."

Further extensions to the initial platform offering, including SOI (Silicon-on-Insulator) versions and high-performance integrated passive devices, are at an advanced stage of development and will be available soon.

The new 65-nm CMOS design platform takes full advantage of the multiple features and modularity of the 65-nm process technology developed by the Crolles2 Alliance of STMicroelectronics, Freescale Semiconductor, and Philips Semiconductors. Additionally, several services, developed by the Crolles2 Alliance, are available to ease access to the technology, including: fast prototype cycle time, which is down to less than one week and has been proven for 130-nm ICs; cost reduction in mask sets; and use of e-beam technology, which allows customization without the need for masks. Also, a shuttle multi-project reticle service has started for 65-nm designs.

The 65-nm design platform is fully supported by the industry's leading CAD tools from Cadence, Mentor Graphics, and Synopsys. These tools have all been developed in close cooperation with the R&D teams of the EDA partners.

Explore further: ARM Artisan Low Power IP Offered By IBM, Chartered To Support 65-nm Common Platform

Related Stories

AMD Introduces Cutting-Edge PC Platform

November 19, 2007

Rewriting the rules for enthusiast computing, AMD today unveiled its new platform codenamed “Spider”, with the first true quad-core processor supporting scalable graphics for The Ultimate Visual Experience. The AMD Spider ...

TSMC Manufactures First Functional 65nm Embedded DRAM Device

March 6, 2007

Taiwan Semiconductor Manufacturing Company, Ltd. today announced the foundry industry’s first functional 65nm embedded DRAM customer product. The product contains millions of DRAM bits and was silicon verified first time ...

Recommended for you

Making energy-harvesting computers reliable

October 28, 2016

A revolutionary and emerging class of energy-harvesting computer systems require neither a battery nor a power outlet to operate, instead operating by harvesting energy from their environment. While radio waves, solar energy, ...

How Frankenstein saved humankind from probable extinction

October 28, 2016

Frankenstein as we know him, the grotesque monster that was created through a weird science experiment, is actually a nameless Creature created by scientist Victor Frankenstein in Mary Shelley's 1818 novel, "Frankenstein." ...


Please sign in to add a comment. Registration is free, and takes less than a minute. Read more

Click here to reset your password.
Sign in to get notified via email when new comments are made.